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Abstract
Due to the constraints on time and resources within the typical electrical
engineering curriculum, it is difficult for students to obtain Integrated Circuit design
experience prior to entering industry. This project establishes the foundation for a new
laboratory course in power electronics and analog circuit design. There is an introduction
to power electronics, particularly the buck converter, and several basic analog circuit
building blocks are introduced. A process consisting of circuit design, simulation,
construction, and evaluation is developed to provide students with an introduction to
Integrated Circuit design. A peak current mode PWM controller for a buck converter is
developed to illustrate the fundamental power electronic and analog circuit concepts that
are presented.
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1 Introduction
Companies are discovering that often new electrical engineering graduates have
very limited knowledge about the integrated circuit (IC) design process. As a result, the
initial training period is longer and more extensive than desirable. This is largely because
it is fairly challenging to duplicate the intricacies of the IC design process within the
resource and time constraints of a typical electrical engineering curriculum.
Additionally, it is difficult to remain informed of changes continually developing in
industry and to expose students to the many practical concerns involved. This document
describes an attempt to create a reasonable and feasible way to make the classroom
experience more effective in terms of providing insight and understanding of the IC
design process.
This project has developed the foundation for a new laboratory course. The
objectives of the new course include the following: 1) introduce students to the
fundamentals of power converter control theory, 2) teach students to design analog
control circuitry block by block, 3) teach students to simulate models of their circuit
designs, 4) instruct students on how to build and debug their circuits and compare
experimental results with the simulated results. Ideally, the students will obtain
something close to the IC design experience, although they will be using discrete
components and constructing on a breadboard or a pre-designed PC board with sockets
for inserting components.
The following is a brief overview of the structure of this document. Section 2
contains the power electronics background information required to establish the context
for the circuit designs. The buck converter is presented and its general operation is
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explained. There is a brief introduction to control theory. Transfer functions are
developed for the buck converter and the converter's stability in a closed-loop
configuration is addressed. Additionally, in this section the requirements for a PWM
control circuit are discussed and an IC version, designed with common commercial
operational amplifiers, comparators, and other chips, is developed. Section 3 deals with
basic analog circuit building blocks. Commonly used circuits, such as current sources,
common emitter amplifiers, and differential pair amplifiers, are introduced and analyzed
in detail. Section 4 provides a description of each of the control circuit's functional
blocks. Each block is explained and a transistor-level circuit is designed and analyzed.
Section 5 contains a brief summary of the project and conclusions and results are
formulated. Section 6 is an appendix consisting of diagrams and truth tables for
combinational logic gates as well as the full EAGLE schematics for all of the circuit
blocks presented in Section 4 as they are laid out on the PC board for the laboratory kits.
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2 Background
2.1 Buck Converter
The buck converter is being used as the framework for our converter and controller
design. A buck converter is a DC-to-DC power converter which takes some DC input
voltage and produces a lower DC output voltage. Figure 2-1 shows the general structure
of a buck converter. It consists of 2 switches (SI and S2) which are controlled
concurrently such that when S, is on (closed), S2 is off (open), and vice versa. This
control is typically periodic with some period T, where T = withfs representing the
fs
switching frequency.
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Figure 2-1. Buck converter schematic.
The fraction of the period during which Si is on is referred to as the duty ratio or
duty cycle (D). The voltage at the node between Si and S2, Vm, is Vin when Si is on and
zero when S2 is on, as indicated in Figure 2-2. The upper waveform in Figure 2-3 shows
an example of what Vm looks like in practice. Note that a significant amount of ringing
in the waveform can be observed at the start of every cycle. The inductor (L) and
capacitor (C) serve as filtering components. They form a low pass filter which passes the
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DC component of Vm and blocks the AC component. The second-order LC filter
effectively averages Vm to produce the converter's output voltage:
SVin -DT+O-(1
T
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off__ _
0 DT T T+DT t
-D)T D. (2.1)
Vin <Vm> = DVn
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DT T T+DT t
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Figure 2-2. Voltage, Vm, at the midpoint between the converter's switches.
The constituitive relation for an inductor is
diLVL =L .i
dt
(2.2)
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Thus, when the voltage across the inductor is positive, the inductor current is increasing
and when the voltage is negative, the current is decreasing. During the first part of the
cycle, when S1 is on, the voltage across the inductor is
VL =Vl -Vin , (2.3)
This is a positive voltage because Vout is less than Vin (by definition) so the inductor
current is ramping up. During the second part of the cycle, the inductor voltage is
VL = = -VO, . (2.4)
This is a negative voltage, thus the inductor current is ramping back down. In
equilibrium, the average inductor current is constant, meaning the current must ramp up
and down equal amounts. The lower waveform in Figure 2-3 is of a buck converter's
inductor current in equilibrium. We can solve (2.2) for diL to obtain an expression for the
inductor current ripple.
v LtAiL = (2.5)
L
6
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Figure 2-3. Voltage between buck converter switches and inductor current waveform
When designing a buck converter, we typically have some specification for the maximum
allowable inductor current ripple. Given the current ripple spec and the inductor voltage
expressed in either (2.3) or (2.4), we can derive a constraint that specifies the minimum
value inductance required. Solving (2.5) for L yields the inequality
(2.6a)V L_* At
AiL
During the first part of the cycle, when Si is on, we can substitute (2.3) for vL and DT for
At to obtain
L> (V -V,, -, DT
AiL
(2.6b)
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The inductor current ripple shows up as ripple in the output voltage. We can
assume that the entire ripple current flows through the capacitor. See the graph of
capacitor current in Figure 2-4. The charge injected into the capacitor when the current
ripple is positive is
I Ai T
q 2 . (2.7a)
Simplification yields
1q =- . Ai-T.
8
(2.7b)
From the capacitor's constituitive relation, we obtain the following equation for voltage
ripple as a function of injected charge
(2.8)Av =q
C
Substituting the expression from (2.7) for q in (2.8) gives us an expression for voltage
ripple as a function of the inductor current ripple.
Ai*-TAv =
8C
(2.9)
8
Given a spec for the maximum allowable voltage ripple, we can solve (2.9) to determine
the required value for C.
C Ai.T (2.10)
8 -Av
I. (z)
Total charce
DT --
t
Figure 2-4. The inductor current ripple flows through the capacitor. This ripple current can be
integrated to determine the total charge that enters the capacitor.
There are two options for the implementation of the buck converter's switches.
We can either use MOSFETs for both switches (synchronous rectification), or we can use
a MOSFET for SI and implement S2 with a free-wheeling diode. The second
implementation is possible because the inductor current will automatically cause the
9
diode to conduct when S1 is turned off. Examples of these switch implementations are
contained in Figure 2-5. If we use synchronous rectification, we need a delay circuit,
similar to the one shown in Figure 2-6, to ensure that the switches are never on at the
same time.
HB L
15 Volts C R
T-
PWM Control
POT for Duty
Cycl eA/olume Adjust
L
15 Volts -R
PWM Control
POT for Duty
CyleVolume Adjust
Figure 2-5. The lower switch of a buck converter can be implemented either with a MOSFET or a
diode.
D
a[ C_ R 13 1DEELY
V2 V3 V4 V
R0 DELAY
Figure 2-6. A delay circuit is required to ensure that both switches are not on at the same time when
the converter's lower switch is implemented with a MOSFET.
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For the case when S2 is implemented with a diode, it is possible for the inductor
current to ramp all the way down to zero, at which point the switch will turn off. This is
referred to as discontinuous conduction mode (DCM). In order to ensure that this never
happens (meaning the converter operates in continuous conduction mode, CCM), the
inductor current ripple is not more than twice the average inductor current. Figure 2-7
shows graphically how to determine the requirements for CCM.
i (t)
Ai (V * At)/L
<Op) =Iaoad
t
D T T
Figure 2-7. Graphical representation of the inductor current at the boundary between CCM and
DCM operation.
The boundary between DCM and CCM is when the average inductor current, which is
the same as the load current, is equal to half of the inductor current ripple. This condition
is expressed mathematically as
('L ='Load = Ai -(2-11)
To ensure CCM, (2.11) and Figure 2-7 imply the following constraint
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iL = iLoad > -.i (2.2
For a resistive load,
V(2
iLoad -
(2.
R
Combining (2.12) and (2.13) yields
Ai < " (2.
R
as the requirement for CCM. Substituting the expression for Ai contained in (2.5) and
solving for L gives us the minimum inductance required for the converter to remain in
continuous conduction mode.
VL At.R (2.
2 -V
Again, using the values for the first part of the switching cycle, (2.15) becomes
(V,1 -Vou) -DT -R
2 -Vo
12)
13)
14)
15)
16)
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2.2 Control
The buck converter's output voltage is proportional to both the input voltage and
the duty ratio at which its switches are operated. This relation, expressed mathematically
in (2.1), is repeated here in (2.17).
V =Vi, D (2.17)
So for a given input voltage, one can set D so that the converter produces the desired
output voltage. However, if the input is from an unregulated supply or its value varies
over some range, we need a control circuit that manipulates the duty ratio in response to
variations in Vin in order to maintain a constant output voltage. . This requires a
feedback loop, so that information about the output voltage can be sent to the control
circuit. Feedback allows the controller to sense whether the output is too high or too low
so it can send the appropriate corrective signals to the converter's switches. Figure 2-8
shows an example of a buck converter with simple control loop. The operational
amplifier (op amp) computes the error between the converter's output and some reference
voltage then amplifies the error by some factor, K. A comparator then compares the
amplified error with a triangle wave and outputs a pulse of variable width. The width of
the pulse is determined by the fraction of the period, T, set by the triangle wave that the
op amp's output is greater than the level of the triangle wave. That fraction determines
the duty ratio at which the switch is operated. This is known as Pulse Width Modulation,
or PWM, control.
13
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Figure 2-8. Buck converter with a PWM control loop.
In addition to regulating Vout, we may be interested in controlling the output (and
inductor) current. This can be accomplished by placing a small resistor between the input
and Si and using the voltage across this current sense resistor to estimate and constrain
the inductor current. This is known as peak current mode control because when the
current reaches a predetermined maximum level, the controller turns Si off regardless of
Vout. At this point the inductor current ramps down until the start of the next cycle. See
Figure 2-9 for an example of a current-mode control circuit for a buck converter. The
artificial ramp provides slope compensation which is discussed in detail towards the end
14
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of this section. The other blocks in the control circuit are introduced in Section 2.3 and
covered more extensively in Section 4.
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Figure 2-9. Buck converter with current-mode controller.
Modeling the Converter
Before we can design a control loop for the converter, we must have a model of
the converter from which we can derive a transfer function. We can develop a linear,
averaged model for the converter as explained in [1] and [2]. The switches are modeled
as a dependent voltage or current source with duty ratio as a parameter. The averaged
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model for a buck converter with voltage mode (duty ratio) control is contained in Figure
2-10.
L
f D)=D*Vin R
+ 
__ Vout
Figure 2-10. Averaged model for buck converter.
There are a few different transfer functions to consider when modeling a
converter. The line-to-output transfer function, H, (s), describes changes in the output
voltage due to changes in the input voltage. The control-to-output transfer function,
Hd (s), describes changes in the output voltage due to changes in the duty cycle control
variable. The output impedance, Z,, (s), describes changes in the output voltage due to
changes in the load current. We are also concerned with the inductor current. The
transfer function, Hd (s), describes changes in the inductor current due to changes in d
and Hiv (s) is the transfer function describing changes in inductor current due to changes
in the input voltage. These important transfer functions are derived for the buck
converter in [1] and displayed in (2.18)-(2.22).
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H,(S)= vou, (S)
vin (s)
H,(S)= D L (2.18)
s2LC+s +1
R
d(s)
Vout
Hd(S) D L (2.19)
s2LC+s-+1R
iZs= (s)
isL
Zut (s)= sL L (2.20)
s 2LC+s-+1
R
(idS)iL (S)
H i s d(s)
Hid (s)= V"" (1+ sRC) (2.21)
D-R(s2LC+s R +1)
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Hv (S)= 'i(s)
vin (s)
D(1+sRC) (2.22)
R(s2LC+s-L +I
R
Figure 2-11 shows the block diagram for a voltage-mode control loop.
Figure 2-11. Voltage-mode control loop block diagram.
If peak current mode control is used, the switches and inductor can be modeled as
a dependent current source with duty ratio as a parameter. This model is shown in Figure
2-12. In this case, the transfer function from input to output voltage becomes
V R
H (s) = V"' (s) = . (2.23)
Iin RCs +1
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Controlling the peak current simplifies the model from second order to first order (i.e. 1
pole instead of 2).
I =g (D) II -R Vout
Figure 2-12. Averaged Model for Peak Current-Mode Control.
The complete set of transfer functions for the current-mode control case as derived in [1]
are contained in (2.24)-(2.28).
H Vs.(s)
ic(s)
Hi(S)=- FGvd
1+ F,(Gid+ FGd)
H (S)- v,(s)
vic (s) CM
H, -FmFHd +Fm(HvGi-GjvHd)
nv-m ks) =
I+Fm(Gid 
-FHd)
(2.24)
(2.25)
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The new variables introduced in (2.24) and (2.25) are defined for a buck converter as
Fg
2Lf,
S(1- 2D)
2Lf,
F'" Ma
(2.24) and (2.25) can be normalized as shown in (2.27) and (2.28)
Hi(S)= 2 Ge C
HV-CM(S)=- ) Ggo
+ s +1
OC QC +
where
_ V Fm
D F,,FV FV 'm V + +1
D DR
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(2.26)
(2.27)
(2.28)
1 Fm F V FVw =±m +1,
C D DR
Fm FvV FmV
C P+ +1
Q=CR D DR
L RCFM +
'"+1
DL
I-F, Fg V1- mn g
G go=D
Fm$FV FmV
+ +1I
D DR
Figure 2-13 shows the block diagram for a current-mode controller.
current-mode C i verle r s J t
Ifl/Odd
H (A
Figure 2-13. Block diagram for converter in current-mode control loop.
21
Compensation
An error amplifier must be designed to provide some compensation, G(s), to
ensure that the overall system is stable. Stable is defined as bounded-input bounded-
output (BIBO) stability, meaning any bounded input to the system produces a bounded
output. It typically is not enough just to know that a system is stable. It is often critical
to know how stable and how accurate the system is. Phase margin is used to indicate
degree of stability. It is defined as the difference between the phase of the system and
-180 degrees at the frequency when the magnitude response is equal to 1. This
frequency is referred to as the crossover frequency. Generally, increasing the phase
margin makes the system more stable. Given the phase margin, various stability criteria
such as peak overshoot in the step response, rise time, settling time, and peaking in the
frequency response magnitude can be determined. A system's response speed is
measured in bandwidth. Higher crossover frequency corresponds to higher bandwidth.
Steady-state error is used as a measure of the system's accuracy. Steady-state error is the
difference between the command signal (for example, the reference voltage) and the
feedback signal. This indicates how well the output is following the reference.
Disturbance rejection refers to the system's ability to reject disturbances in the forward
path. Good disturbance rejection is accomplished by introducing high gain in the loop
transfer function at low frequencies. Noise rejection is a measure of the system's
insensitivity to high frequency noise. Good noise rejection is obtained by significantly
attenuating the magnitude of the loop transfer function at high frequencies. Refer to [3]
for an introductory treatment of control theory.
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There are numerous methods of compensation. The simplest is proportional
control, meaning the compensator is just some constant gain: G(s) = K. Proportional
control can be used to stabilize a system by increasing its phase margin, but the system's
bandwidth is decreased. There is a tradeoff. Using proportional control, one can't be
improved without degrading the other. Additionally, lowering the gain to stabilize a
system decreases the disturbance rejection and increases the steady state error. Another
option is dominant pole compensation, where the compensator introduces a low
frequency pole to force crossover before the phase becomes too negative. This method
also lowers the magnitude and decreases bandwidth. Depending on the application,
speed may not matter and proportional or dominant pole compensation may be adequate.
Lag and Lead compensation are methods that provide a bit more flexibility than
the ones previously mentioned. Lag compensation adds a low frequency pole followed
by a zero. The zero counteracts the negative phase introduced by the pole. Lag
compensators have transfer functions of the form
rs +1G(s)= ,(a>i). (2.29)
ars +1
This is often used to increase the low frequency gain (improving disturbance rejection
and steady state error) without lowering the bandwidth or phase margin. If the lag pole is
placed at the origin, it becomes proportional-plus-integral (PI) control. This integrator
reduces the steady state error to zero in many applications. The drawback is that the error
settling time may be significantly increased. Lead compensation adds a zero followed by
a pole. The general transfer function is
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cxzs +1G(s) = ,(a >1). (2.30)
Is +1I
This results in a positive bump in phase (as opposed to the negative one caused by lag
compensation) which can be used to increase phase margin if placed near crossover.
Lead compensation isn't always desirable, however, because it increases the gain at high
frequencies effectively degrading the noise rejection capabilities.
PI compensation will be used for the controller because disturbance rejection,
noise rejection, and steady state error are very important for this application while the
error settling time isn't as much of a concern. An op-amp implemention of PI control is
shown in Figure 2-14. The transfer function for this compensator is
V R 2 Cs +1 (2.31)
-"-(s) = - . (2.31
V, RCs
C R2
RI
Vi R
VO
Figure 2-14. Schematic of a PI compensation circuit.
Slope Compensation
The converter will be unstable for duty cycles greater than 0.5 unless we
implement slope compensation. The following derivation presented in [1] explains why.
24
Consider the steady-state inductor current waveform in Figure 2-15. For the first part of
the period, the inductor current increases with slope m, until it is equal to the peak
current value, Ipk. So we can calculate Ipk as
I pk i (dT )= (0)+ m=dT (2.32)
Ipk -..-....
0 dT T
Figure 2-15. Steady-state inductor current.
Solving (2.32) for d gives us
d= I (O) (2.33)
m1T
During the second part of the period, the inductor current decreases with slope -m 2. We
can calculate the current at the end of the period as
iL (T)=L (dT)M 2 dT
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(2.34)= iL (0)+ midT - m 2 d'T
In steady-state operation, the following relations hold
iL (0)= iL (T)
d =D
mi =M 1
m 2 = M 2
Substituting these relations in (2.34) yields
O=MIDT-M 2D'T , (2.35)
which can be rearranged as
M 2 - D
MI D'
(2.36)
Assume there is a small perturbation, It (0), in the inductor current. Figure 2-16
shows the inductor current waveforms in the case of steady-state and for a slight
perturbation. The slopes of the waveforms are approximately the same. From Figure 2-
16, we see that It(0) can be expressed as
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IL (0) = -mT (.
S tc 
....).
(A: +I~ 10
'II
0 f()+JZT D1 T I
Figure 2-16. Inductor current in steady-state and with a slight perturbation.
Similarly, the perturbation from equilibrium at the end of the period can be expressed as
IL(T 2dT (2.38)
Combining (2.37) and (2.38) results in
iL(T)= (0 f( (2.39a)
Or equivalently,
(2.39b)
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(2.37)
t(T) = " (0 -D
We can calculate the perturbation at the end of the next period and so on. The
perturbation after n periods is
(2.40)
As n goes to infinity, the perturbation goes to zero if
D <
- 1
1- D
or equivalently,
D <0.5.
Otherwise, the perturbation increases without bound. This demonstrates that the
converter is unstable for duty cycles greater than 0.5.
We can introduce a current ramp of slope ma and sum it with the current sense
waveform at the input of the PWM comparator. This causes the inductor current to ramp
up during the first part of the period until the sum of the current ramp, ia, and the inductor
current reach the peak current, Ipk. This can be expressed mathematically as
iL (dT)+a (dT) = Ipk (2.41)
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I L _ D "n
1L nT = L 1 -D)
or equivalently,
(2.42)
This is shown graphically in Figure 2-17.
I (Tpk 0
rpk ~~
Figure 2-17. Inductor current in steady-state with slope compensation ramp.
Again, assume there is some perturbation, IL (0), in the inductor current. Using
the same approach as before, we can see from Figure 2-18 that the perturbation at the
beginning of the period can be expressed as
IL (0) = -dT(m1 + m,) (2.43)
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iL (dT ) = Ip - i (dT )
lpk
) i + T
4 ~vrb~.;'
* ~-*
W I. I
Figure 2-18. Steady-state and perturbed inductor current with slope compensation ramp.
and that at the end of the period as
SL(T)= 
-dT(ma 
- M 2 )
Combining (2.43) and (2.44) results in
I':' (T )=I (0 -M2 - M"a
After n periods, the perturbation becomes
I (nT=m 2 maL L( mi + ma
2.44)
.45)
2.46)
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As we can see from (2.46), the condition that must be satisfied to ensure that the
perturbation goes to zero and the system is stable is
- m a <1 (2.47)
Mi+ ma
Thus, for sufficiently large compensating ramp slope, ma, the system will be stable for
arbitrarily large D.
2.3 PWM Controller Using Commercial Integrated Circuits
The objective is to design our own PWM control chip transistor by transistor. We
will first put together a control circuit using commercial operational amplifiers,
comparators, and other ICs to help develop an understanding of how the circuit and each
functional block operates. Then we will use transistors to design a circuit to replace each
block. An existing current mode pulse width modulation control chip, Unitrode's
UC3842, was used as a starting point and guide for the initial circuit design. See Figure
2-19 for a functional schematic of the UC3842. For additional information regarding the
features and capabilities of the UC3842, refer to [4]. After reviewing the operation of
this and similar control chips, we can determine some of the basic requirements for our
PWM controller.
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334V UVLO
GROUND 5 9 C E VREF
2.50V5.0V
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VREF BIAS
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LOGIC Vr,
RT /CT- C
ERROR OUTPUT
AMP 2R
VF8R LyR ATCH POWER
COMP CURRENT GROUNDSENSE
CURREN COMPARATOR
Note 1: A/B A= DIL-8 Pin Number. B = SO-14 and CFP-14 Pin Number.
Note 2: Toggle flip flop used only in 1844 and 1845.
Figure 2-19. Functional Schematic of Unitrode's UC3842.
We need an internal voltage reference to which feedback from the converter's
output can be compared to determine if the converter is being regulated properly. There
must be an error amplifier to compute the error between the converter's output and the
reference voltage and to provide some compensation to ensure that the loop is stable. For
peak current mode control, we need an amplifier to sense and amplify the voltage across
a current sense resistor placed in series with the high-side switch. A comparator is
required to compare the current sense output to the level set by the error amplifier and
signal when the current is too high. The converter and controller alternate between two
states. In the first state, the high-side switch is on, the low-side switch is off, and the
inductor current is ramping up. In the second state, the high side switch is off, the low-
side switch is on, and the inductor current is ramping down. We need an RS latch to keep
track of which state the system is in. The second state is triggered by a pulse from the
PWM comparator indicating that the current has exceeded the threshold. An oscillator
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circuit is needed to produce a pulse at the desired switching frequency. This pulse is used
to initiate the first state. We must have delay circuitry to prevent shoot-through and a
gate drive circuit is required to convert the 0-5V logic signal into a larger magnitude
signal and source enough current to charge the capacitance associated with the
MOSFETs' gates. Additionally, in order to operate the converter at duty cycles greater
than 50%, we must provide some slope compensation to ensure stability. The remainder
of this section briefly presents each block and an IC implementation of it. More detailed
explanations of the blocks are given in Section 4.
We will assume a 12V supply is available to power our control circuitry. The
circuit uses some logic ICs which require a 5V supply. This can be obtained from a
linear voltage regulator, such as an LM7805. The desired output voltage for our
converter is 5V. We can either directly use the 5V supply as a reference or we can use an
op amp to create a 2.5V reference from the 5V supply. Figure 2-20 shows an LM7805
used to create a 5V supply and a possible op amp configuration for generating a 2.5V
reference.
+ 12v
U
LM78G5
In Out 5V
JC i COrn C
R
Figure 2-20. A linear regulator used to create 5V supply and op amp configured to generate 2.5V
reference.
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There are several options for the clock, or oscillator, circuit. We could use an
LM555 timer, a 74LS123 or other one-shot chip, a Schmitt inverter, or one of numerous
other options. Let's use a relaxation oscillator constructed with an LM311 comparator in
a positive feedback configuration. The voltage across the capacitor will be used to
generate our slope compensation ramp. The complete operation of the clock circuit is
discussed in Section 4.4. See Figure 2-21 for a schematic.
C R2
+vR3 Camp. (Clock Pulsa-
R4 R5
Figure 2-21. Relaxation oscillator used to generate clock pulse and slope compensation ramp.
An RS latch can be implemented with NOR gates, such as those contained in the
74LS02 chip. Having the outputs of a pair of NOR gates each tied to one input of the
other creates a latching effect. Applying a high voltage to the other input of one of the
NOR gates sets the outputs of the NOR gates such that one is high and the other is low.
The high input voltage can then be removed, and the gate outputs will remain the same
until the state of the latch is changed by the application of a high voltage to the other
NOR gate's input. RS latch operation is explained more in Section 4.7. See Figure 2-22
for a schematic.
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Figure 2-22. RS latch implemented with NOR gates.
For the current sense amplifier, we need a high speed op amp to amplify the
voltage drop across the current sense resistor. General op-amps, such as the LM741 or
LF356, are not fast enough for this application. Texas Instruments' TLC070 was found
to be an appropriate selection. The op amp used for the current sense amplifier operates
with a 12V supply. However, the inputs to the amplifier are approximately equal to the
input voltage to the converter, which can be as high as 20V. With input voltages so high,
transistors within the op amp become saturated and the amplifier no longer functions
properly. The average of the two inputs to the op amp is called the common-mode input.
The difference between the two inputs, which is what we'd like to amplify, is called the
differential-mode input. We refer to the range of common-mode inputs over which the
op amp functions properly (i.e. no transistors are saturated) as the common-mode range.
This maximum common-mode input is typically a bit lower than the supply voltage. So
we must reduce the maximum common-mode input from 20V to something below 12V.
This can be accomplished with a resistive voltage divider. We must use high precision,
well-matched resistors because any mismatch will affect the output of the amplifier and
result in our circuit having poor common-mode rejection. See Figure 2-23 and Figure 2-
24 for output waveforms from the current sense amplifier operating normally and when
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its common-mode input range has been exceeded. Figure 2-25 contains the schematic of
our current sense amplifier, a TLC070 configured as a differencing amplifier with a gain
of 39.
4-
14.00Mis' A; CM Jr siomA
Ch4 1O0MAO
Figure 2-23. Inductor current and current sense waveform.
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Figure 2-24. Inductor current and current sense waveform when common-mode input is too high.
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Figure 2-25. Current sense implemented with an op amp configured as a differencing amplifier with
gain of about 39.
The delay can be an open-loop delay of a specified amount of time generated by a
circuit such as the one shown in Figure 2-26. In this circuit, the delay is set by the time
constant of the resistor and capacitor. Alternatively, we can implement a circuit that
senses the gate to source voltage of one of the FETs and doesn't allow the other FET to
be switched on until that voltage is below some threshold. This is a much safer
implementation and makes it much more difficult for shoot-through to occur. An
example circuit is contained in Figure 2-27.
D
V,
11 10 R 13 12 DELAY
V6 V- de
Figure 2-26. Open-loop implementation of delay for shoot-through protection.
37
+ 12v 5
Low Vgate + bd
2 s a _5of 3 74LS02 to Hdgh I te river
4 ram Latch 1 1 7
74HC1 7
+12v
+5V
High VgatFe> +5 R
6From Latch 6lLw deDir
Figure 2-27. Shoot-through is prevented by making sure a FET is sufficiently off before the other
FET is switched on.
We need a circuit to turn the MOSFETs on and off as instructed by the signals from
the delay circuit. This can be accomplished with a gate driver, such as an IR2125.
Figure 2-28 shows the typical connection of an IR2125 driving a low-side FET. Figure
2-29 shows an IR2125 configured to drive the high-side FET of a buck converter.
Figure 2-28. IR2125 gate driver used to drive low-side MOSFET.
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Figure 2-29. IR2125 gate driver used to drive high-side MOSFET.
The error amplifier is just a typical op-amp, such as an LF356, configured as shown
in Figure 2-14 and the PWM comparator is implemented with an LM31 1. See the full
control schematic in Figure 2-30.
Cb k Rs
O sc. Rasp IIAA
39k R
lk R
TLCO Rsm
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+ 2.5V D, t o to. side drivWr
35 .1 ki (
+5V
Figure 2-30. PWM peak current mode control circuit for a buck converter.
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3 Analog Circuit Blocks
3.1 Current Sources
The collector current of a bipolar junction transistor can be described by (3.1).
ic =IseVj(+YA j (3.1)
The constant, Is, depends on the physical device characteristics of the transistor.
Collector current, ic, increases exponentially with base-emitter voltage, vBE. This means
that a very slight change in vBE causes a much larger change in ic. It turns out that vBE is
approximately 0.6V over a wide range of typical collector currents. The collector current
also depends on collector to emitter voltage, VCE, through its ratio to the Early voltage,
VA. The Early voltage is generally much larger than vCE, so we can assume that term will
be negligible and ignore it in our calculations. The denominator of the exponent in (3.1)
contains the thermal voltage, VT. The thermal voltage is defined in (3.2) where k is
Boltzmann's constant, q is the magnitude of an electron's charge, and T is temperature in
kelvins. The value of VT is about 26mV at room temperature.
VT = (3.2)q
In addition to the relation in (3.1), collector current is also related to the base current, iB,
as indicated in (3.3). The current gain, P, is a very large constant that depends on the
transistor's device parameters, and is typically on the order of 100, making collector
current much larger than the base current. For an npn transistor, the current flowing out
of the emitter is the sum of the currents flowing into the collector and base. Because P is
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large, we can neglect base current and assume that the emitter current is approximately
equal to the collector current.
iC -- J8 "B (3.3)
Current sources are a fundamental building block for analog circuits. They are
used to ensure that transistors are biased into the correct region of operation and often
they determine the amount of gain an amplifier has. An example of a single-transistor
current source is given in Figure 3-1. The voltage at the base of the transistor is set by a
voltage divider consisting of R1 and R2. The voltage at the emitter is vBE, or about 0.6V,
below that of the base, so the voltage across R3 can be controlled by setting the voltage at
the base. The voltage across R3 then determines the current through R3. The current
through R3 is approximately the same as Q's collector current which is the output of the
current source. This current source requires a number of resistors whose values can
potentially be fairly large. In an IC implementation, resistance is proportional to area so
a current source like the one in Figure 3-1 would typically not be used. It is reasonable,
however, for a discrete implementation where large resistors are readily available,
particularly because it requires only one transistor.
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YCC
Rt I
M1
R2 BE R3
Figure 3-1. Single transistor current source.
A common way of creating a current source on ICs is a circuit called a current
mirror. Some reference current, Iref, is mirrored from a transistor to one or more other
transistors, resulting in the current through those transistors being approximately equal to,
or some scaled factor of, the reference current. A simple current mirror is shown in
Figure 3-2. The reference current flows into the diode connected (meaning base and
collector tied together) transistor Q1. Some of the reference current, iA, does not
contribute to the collector current of Q1, but instead provides current to the two bases.
4I re ft
iA
Qi Q2
Figure 3-2. Simple current mirror.
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Since P is very large, this current is only a small fraction of the collector current. Thus,
we will assume that the base currents are negligible and Iref flows entirely into the
collector of Q1. Assuming that Q, and Q2 are well matched, the current, lo, flowing
through Q2 is approximately equal to the reference current flowing through Q, because
their base-emitter voltages are the same. Additional transistors may be added with their
bases and emitters also connected to those of Q, and Q2 and the reference will be
mirrored to them as well. As the number of transistors increases, however, the base
current being drawn from Iref increases and is no longer negligible. In this case, the
collector current of Q, can no longer be approximated as Iref. The current, iA, being
drawn by the bases must be calculated and subtracted from Iref to determine the collector
current of Q, that is being mirrored to the other transistors. The voltage at the collector-
base terminal of Q1 is about 0.6V. One way of generating the reference current is to
connect a resistor from there to a voltage source, as shown in Figure 3-3. The current Iref
is then defined by (3.4).
r VC -0. 6V(34I = (3.4)
R,.
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R
tELo
Q 1 Q2
Figure 3-3. Simple current mirror with reference current set by the voltage across R.
The current mirror in Figure 3-2 is only accurate for well matched transistors.
Any slight mismatch between the transistors means that they will have different values of
Is so applying (3.1) we see that their collector currents will not be identical even though
they have the same vBE. Additionally, collector current has significant temperature
dependence. The variables IS, vBE, and vT all vary with temperature. So unless the
transistors are at the same temperature, which is difficult to ensure with discrete
components in separate packages, the collector currents will differ. In some cases,
temperature mismatches can lead to a thermal runaway situation. The current flowing
through a transistor causes its temperature to increase. The increase in temperature leads
to a further increase in current which causes temperature to increase even more. The
matching and thermal stability issues can be addressed by adding resistors to the emitters
as shown in Figure 3-4. The emitter resistors provide negative feedback which provides
some stability to counteract thermal runaway. When the collector current of Q2
increases, the current through R2 goes up as well. This means the voltage drop across R2,
and thus the voltage at the emitter of Q2, also increases. The voltage at the bases of the
transistors is held constant because the collector current of Q, (and as a result, its vBE) is
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unchanged. So the increase in the emitter voltage of Q2 results in a decrease in VBE2
which causes Ic2 to decrease. Thus R2 is providing negative feedback which counteracts
an increase in Ic2. Doing KVL around the emitter resistor and vBE loop of the circuit
yields
VRl + VBEI = VBE2 + VR2 -
Substituting the results of applying Ohm's law and solving (3.1) for vBE we get
ic1R +VT In icj =VT In ic2 +ic 2 R 2 -
Isi Is2
Solving for iC2R2 yields
iC2 R 2 =Ci1RA +VT ln ic1j -VT In ic2
(Is2)
We can combine the two natural log terms to obtain
iC2 R2 = iciR +Vr n .S2
+V Isi 1C2
Dividing both sides by R2 gives us the output of the current mirror
iC2 = ici -1+ Vr-I i i - .
R2 R2 (Is1 iC2
Assuming Qi and Q2 are matched, Isi = IS2 and (3.5a) reduces to
iC2 = ici + VIn .
R 2 R 2 Kc2J
(3.5a)
(3.5b)
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Q1 02
R2
Figure 3-4. Current mirror with emitter resistors to improve accuracy and temperature stability.
The equation in (3.5a) shows that if there are not extreme differences between the Is and
Ic values of the two transistors and if the voltage drops across the emitter resistors are
much larger than VT, the natural log term is negligible and (3.5a) can be simplified to
iC2 = jci -Ri .(3.6)
R2
So, by adding emitter resistors and ensuring that the voltage drop across them is much
larger than 26mV, we've gained stability against thermal runaway and the relationship
between the output current and the reference current now depends primarily on the ratio
of R1 to R2, regardless of how well matched the transistors are. Setting R1=R2 mirrors the
reference current to the output, but we also have the additional flexibility of choosing R1
not equal to R2 and having an output current different from the reference current by some
predetermined factor.
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In the current source circuits we've discussed thus far, the goal was to generate a
constant current of some value that had little variation with changes in transistor device
parameters or temperature. There are some situations in which we actually want a
current that increases predictably with temperature. These are known as proportional-to-
absolute-temperature (PTAT) current sources. Consider the circuit in Figure 3-5.
Applying KVL to the lower loop yields
VBE1 V BE2 + VR VBE2 + iC 2 R
which implies that
AvBE BEI BE2 C2R
Solving (3.1) for vBE and substituting yields
VT In kJ - VT ln j = iC2 R.
We can combine the two natural log terms to obtain
VT In -kLh =iC2R
ISi C2
Substituting (3.2) for VT yields
kT In ic 'S2 =iC2 R.
q )Is1 iC2
The output current is then expressed as
C2 = 1 -(U).In .f j. (3.7)
C2R q Is1 
_iC2
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This derivation shows that the voltage across (and current through) R is directly
proportional to temperature, assuming that the natural log term can be held relatively
constant. Because P is large, iC2 is approximately equal to the current through R and so is
also PTAT. In general, the difference between two base-emitter voltages is PTAT.
Ire ~ IPTAT
01 02
R
Figure 3-5. Basic PTAT current generator.
Figure 3-6 contains an implementation of a PTAT current source. The current
mirror formed by Q3 and Q4 keeps the collector currents of Q, and Q2 the same. So Ic,
and IC2 cancel each other in the natural log term of (3.7). By connecting two transistors
in parallel to serve as Q2, we have doubled the area of Q2 which means that Is2 is now
twice as large as Isi (assuming the three transistors are well matched) so (3.7) simplifies
to
1C2 ~1. -Iln(2).
R q
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So iC2 and ici are PTAT, as desired. Connecting these two transistors in parallel is
analogous to how transistor areas are scaled in an integrated circuit. In order to extract
this PTAT current, Q5 is connected as shown in Figure 3-6 so that the current is mirrored
there as well. The collector current of Q5 is our PTAT output current. This current can
now be applied directly to a circuit or it can be converted to a PTAT voltage via a
resistor. The output current is determined by the ratio of Qi and Q2's areas. By varying
R and the number of transistors connected in parallel to form Qi or Q2, we can control the
value of IPTAT.
Vcc
03 Q4 Q5
Q1 Q2
R
Figure 3-6. Implementation of a PTAT current source.
3.2 Common Emitter Amplifier
One widely used analog circuit building block is the common emitter (CE)
amplifier. The basic CE amplifier consists of a single transistor configured as shown in
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Figure 3-7. The input signal is applied across the base-emitter junction and the output is
taken from the collector. We replace the transistor with its small signal model to
determine the characteristics of the circuit. An equivalent circuit for analysis is shown in
Figure 3-8. For a derivation of the small-signal model for a bipolar junction transistor,
refer to [5].
VCC
RL
Vout
V.n
Figure 3-7. Common emitter amplifier schematic.
-~n 0~ 1 9 x r RL Vout
Figure 3-8. Small signal model for common emitter amplifier.
Assume a small signal input, vin, is applied as shown. The input shows up across
r,, thus vn=vin. The value of the dependent current source is then gmvin. By applying
KCL at the output node, we can see that -gmvin flows through the parallel combination of
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r0 and RL. Assuming r, is much larger than RL, r0 can be neglected. Thus the output
voltage is
Vo,= 
-,,vi, 
-(RL lro)
-m in - RL
The gain of the circuit is then
a = 'vout ~ -gm -RL
in
Input resistance is the resistance seen looking into the input terminal of the
amplifier. It is the resistance seen by the output of some previous stage or some input
source that may drive this circuit. The input resistance is defined as
(3.8)
(3.9)Ri = in
iin
For the CE amplifier, Rin=r,. Analogous to input resistance, output resistance is the
resistance seen looking into the circuit from the output terminal. The formal definition is
(3.10)Ro = out
jout Vi.=0
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In this case, setting vin to 0 turns off the dependent current source, making it an open
circuit. The resistance seen from the output is then the parallel combination of r0 and the
load resistance, RL. For cases where RL is much smaller than r0 , Rout is simply RL-
3.3 Emitter Follower Buffer
Another useful analog block is the common collector (CC) or emitter follower
(EF) configuration. This circuit, depicted in Figure 3-9, consists of a single transistor
with an input voltage applied at the base and output taken at the emitter. The equivalent
small signal circuit, shown in Figure 3-10, can be analyzed to determine the
characteristics of the EF.
VCC
V.M
- 7L Vout
Figure 3-9. Emitter follower schematic.
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+ +
r V2r
+
out
Figure 3-10. Small signal model for emitter follower.
Applying KCL at the output node yields
OV - v otv ot- OV
ii +RP in + " - ""' = 0
t'ORn (because gv, =lo6in ).
Substituting for iin results in
vin -vout + i --voR,
r, r,
, 
= 0
r0 RL
Upon simplification we get
y out
vin 1+ (ki +1)(ro DIRL)
Assuming 8 >>l and ro >> RL , we can use the relation r, = -4 to obtain
g,
(3.11a)
vin 1+gRL
(3.1lb)
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9M VA ro
16
The gain of the EF is less than 1. It turns out that, due to the transistor's factor of f
current gain, any resistance connected to the emitter seems larger by a factor of P+1 when
viewed from the base of the transistor. Likewise, when looking into the emitter, r" and
any resistance connected to the base seem smaller by a factor of $+1. See [ ] for a
derivation of this. Using this information, we can determine Ri, and Rut without too
much hassle, as indicated by (3.12). Otherwise we would have to apply a test input
source and analyze the circuit to determine the ratio of the input and output voltages and
currents.
in= r, +i(o +1)(r, JR)
~ r, + (,80 + 1)RL (3.12a)
r
Rou, = r RL
fo +1
Because r, is very large,
Rout = RL r,,
'go +(3.12b)
Rout = RL 1
gM
When 80 >> 1, r, >> RL, and gRL >> 1, the gain of the emitter follower is
approximately 1. This unity gain and the fact that the amplifier reduces the effective
54
output resistance and increases the effective input resistance seen by adjacent stages by a
factor of P+1 make the EF amplifier a good buffer to use before, between, and after other
stages.
3.4 Differential Pair
We often need to take some differential voltage as input and amplify it. This can
be done with the differential pair circuit block shown in Figure 3-11. Assume a
1differential voltage, vd, is applied across the input terminals. We model this as + -vd2
1
applied to the base of Qi and - -vd applied to the base of Q2 as
2
indicated in Figure 3-11.
The change in collector current for a given change in vBE can be calculated as follows:
Ignoring the Early effect, (3.1) becomes
VBE
ic =Ise V. (3.13)
We differentiate (3.13) with respect to vBE to obtain
____ 1 VBE
= - Ise VT
aVBE VT
This expression is equivalent to
ic 
_ c
avBE T
I,
- V (when evaluated at the DC operating point).
VT
So we can see that
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ac = I = gM. (3.14)
avBE T
The change in collector current for a given change in VBE is known as the
transconductance and is typically associated with the variable gm. (3.14) can be used to
determine what the change in ici and iC2 will be as a result of the applied differential
input voltage. The expression in (3.14) implies
Aic = g,- AvBE. (3.15)
So the change in icl will be gm* + IVd and the change in iC2 will be g,. - Vd-
These currents flow through the load resistors. To obtain a differential voltage output, we
can take the difference between the voltages at the two collectors, indicated as vod in
Figure 3-11. The change in voltage at the collectors in response to the change in ic is
- Aic -RL . So at the collector of Q, we get
Vol = -AiCl - L
Substituting for Aic yields
Vo1 = -g,. - RL (3.16a)2
At the collector of Q2 we get
v0 2 = -AiC 2 - RL-
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Again, substituting for Aic yields
v02 =-g,n -R
v,2 = , - -R ,
2
The differential output voltage in response to Vd is
Vod = V01 - V 2
Substituting the results from (3.16) yields
Vd
2
which can be simplified to
The gain of the differential amplifi
vod = -g-v 
-R
er is
(3.17)
(3.18a)a, = = -gMv RL.
Vd
If we were to define the differential output voltage as Vod = - v0 1 , the amplifier would
be non-inverting and the gain would be
av = vod= gm- RL
Vd
(3.18b)
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(3.16b)
V
_gM. ' 
-RL2
Vcc
RL RL
.ci + Vdd 
-C
1 Q190 2
+Yd/2 Y/O'C 02
YIce
Figure 3-11. Differential pair amplifier schematic.
If, instead of a differential output voltage, we wanted a single-ended output voltage
referenced to ground, we could take either v0 i or vo2 as our output. A single-ended output
is advantageous because it is referenced to ground, however the gain is reduced by a
factor of 2. For instance, with voi taken to be the output
a = = , -RL. (3.19)
Vd 2
From the gain expressions derived above, we can see that the gain of the
differential pair is proportional to the bias current (through gm) and the load resistance.
Because power dissipation is proportional to current, it is not ideal to use large bias
currents to increase the gain. Large resistors are impractical for integrated circuits
because resistance is proportional to area and a primary objective in integrated designs is
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to minimize size. The solution is to use transistors, instead of resistors, to load the
differential pair. This configuration, known as an actively loaded differential pair, is
shown in Figure 3-12. The small signal model for the bipolar junction transistor includes
an output resistance, designated by ro. This is the resistance seen looking into the
collector of the transistor. The output resistance is proportional to the Early voltage, VA,
and is typically very large.
r A (3.20)
IC
The effective resistance seen at the output node is
RLe = r.2 11 r.4
which becomes
_VAflVAP
IC2 IC4
upon substitution of (3.20).
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Q1 02
'-Vd/2 -Vd/2
41 [cc
Figure 3-12. Actively loaded differential pair amplifier.
Note that the early voltages for npn and pnp transistors are different. VA is typically
significantly larger for npn transistors. The increased resistance seen at the output node
significantly increases the amount of gain the circuit can provide. In the case of the
resistively loaded differential pair, the effective load resistance seen at the collectors is
actually RL in parallel with the transistor's r. However, because r0 is so much larger than
RL, we were able to ignore it in the previous calculations. The actively loaded
differential pair provides a significant increase in gain, but this circuit is only useful when
a single-ended output is desired because we can only take the output from the collector of
Q2 as opposed to in the resistively loaded case where we could take a differential output
voltage.
Figure 3-13 contains a graph of the vw versus vd transfer characteristic for a
differential pair amplifier. The circuit only amplifies linearly over a small range, about
± 25mV , of differential input voltages. Beyond this range, all of the bias current is
flowing through either Qi or Q2 so a further increase in the magnitude of vd doesn't
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change the collector currents or output voltage. Emitter resistors can be added to the
input transistors, illustrated in Figure 3-14, to widen the linear range of the amplifier. For
a factor of m increase in linear range, set - RE ICC equal to mVT. Figure 3-15 shows the
2
1
vo versus Vd transfer characteristic for the case where -REICC is about 20V. Upon
2
examining the slope of the curve in Figure 3-15, we can see that the gain of the circuit is
reduced by approximately the same factor by which the linear range is increased. The
following calculations show that the gain is approximately the ratio of RL to RE if we take
the output voltage differentially.
Increasing linear range by m
1
-RE CC T(3.21)2
implies a reduction of the gain by a factor of m yielding
m
Substituting the results of (3.21) and the expression for gm gives us
i sVT 
.- R
which simplifies to -RE ICC T (.1
avRL
vR E
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RL ICC
0
-RLJCC
0 2 VT 4 Vr
Figure 3-13. Transfer characteristic of vod vs. vd for differential pair amplifier.
Vcc
R.
. +
C' i 
V t
+Vd/2
C'RE V
RL
Vod -
02
02
-Vd/2
RE-
[cc
Figure 3-14. Schematic of differential pair amplifier with emitter resistors to increase linear range.
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-4QVT -20VT 0 2OVT 4OVT
Figure 3-15. characteristic of vod vs. vd for differential pair amplifier with emitter resistors.
The gain of the differential pair, as indicated earlier, is proportional to gm-
Because the expression for gm contains VT in its denominator, the circuit gain is inversely
proportional to temperature. This temperature dependence may be undesirable. If the
gain needs to be relatively independent of temperature, we need to introduce a factor that
is directly proportional to temperature to cancel the inverse temperature dependence of
gin. This can be accomplished by using a PTAT current source for Icc, such as the one
discussed in Section 3.1. If the bias current, Icc, is proportional to temperature by some
factor, A, gm can be calculated as follows.
Icc=A-T
The collector currents are
IC1= C2 = C =-A-T.2
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From (3.14)
IC
VT
Substituting for Ic and VT yields
1
- A -T
2
, kT
q
which can be reduced to
A-q
,n =- -2k
As a result of the PTAT current source, gm (and so the gain of the amplifier) is no longer
temperature dependent.
The differential pair is a typical input stage for an amplifier and can be followed
by additional gain stages and an output stage to construct an operational amplifier. See
Figure 3-16 for an example.
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Gain
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inverting
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Figure 3-16. Example of an operational amplifier with a differential pair input stage.
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4 Control Circuit Blocks
4.1 Bandgap Reference
In order to regulate output voltage, there must be some internal, reliable point of
reference. Ideally, there should be a voltage reference that is stable across variations in
temperature and supply voltage. The voltage across the base emitter junction of bipolar
junction transistors has a negative temperature coefficient, meaning the voltage decreases
as temperature increases. Bandgap voltage references operate by effectively summing a
base emitter voltage with a voltage that has a positive temperature coefficient. A voltage
that increases with temperature is referred to as Proportional to Absolute Temperature
(PTAT) as mentioned in Section 3.1. By summing these two voltages with appropriate
linear scaling, it is possible for the temperature coefficients to cancel, resulting in a
voltage with little to no temperature dependence. This concept, illustrated in Figure 4-1,
is what we will use to create our internal reference.
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VDD
FDD -E 2mV/ C
VREF VBE + KV,
-BE V
+0O.085m1V/ C
KKVr
U - /
Figure 4-1. A bandgap reference uses a positive temperature coefficient to cancel the negative
temperature coefficient of a transistor's base-emitter junction to produce a voltage that is
independent of temperature.
As mentioned in the preceding paragraph, a voltage with a negative temperature
coefficient can be derived from a transistor's base emitter voltage. It turns out that the
difference between two base emitter voltages is a PTAT voltage. Ignoring the effects of
finite output resistance (Early effect), the equation for collector current is (3.13), repeated
below for convenience.
VBE
ic =Ise (3.13)
The variables Is and VT are described in Section 3.1. Solving (3.13) for base emitter
voltage we obtain
VBE = VT In . (4.1)
Take the difference between two base emitter voltages.
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BE BE, BE,
Substituting (4.1) for VBE results in
AvBE = Vlnri
isj
Combining the natural log terms yields
AvBE = VT
We can substitute (3.2) to obtain
in 'C,
i,
kT (
AvBE
q
=cT.
The difference is directly proportional to temperature with some proportionality constant,
c, which depends on the ratios of the collector currents and transistor saturation currents
(Is), in addition to Boltzmann's constant, k, and electron charge, q.
The following expression, stated in [6], can be used to determine the temperature
coefficient of the base emitter voltage.
VBE =VGO 1
T "'1 ( T mkT 1 T kT Jc
TO To q To q ()JIC)
- VlniC
Iflrj
S2
' C2
(4.2)
(4.3)
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sC IS2
I s C2,)
The bandgap voltage of silicon at 00K, VGO, is approximately 1.206V and m is a constant
equal to 2.3. The collector current density is indicated by the variable Jc. The subscript 0
indicates a quantity evaluated at a reference temperature. If the 0 subscript is not present,
the quantity is evaluated at the actual temperature, T. As discussed in [6], the current
densities are PTAT, implying that
J T
J0 TO
The bandgap reference voltage will have the following form
(4.4)
Vef =V BE+ K -AvBE .
Plugging (4.2) and (4.3) into (4.5) yields
T T mkT n kT JU kT rc, Is 
Vf =VGO 1 +BE ) + -n( T + In J + K qIn
TO To q T q JcO s, C2
which simplifies to
Vref = GO+ (VBE VG +(m ) In + K - In i-jy 2)j
TO q T q is, TA
(4.5)
(4.6)
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To determine (and ideally set to zero) the temperature dependence, we differentiate (4.6)
with respect to temperature then set the derivative to zero. Note that the temperature
coefficient will only be zero at the reference temperature. As the temperature deviates
around the reference temperature, the reference voltage will have some (small)
temperature dependence. Differentiating (4.6) gives
aV'e = (VB Vn )+(l)l (m - 1)+ K - k In
aT T+ q T) qC2
=-(VBEO - VGO) ± ) rn -(1 + K -n,
TO q T ) ) q is, c2 C
For zero temperature dependence,
aVre
aT
T = To implies
Vref 0 =VBEO+ K k In )Yi,=V GO +(M (4.7)
q i s , 2
At room temperature (TO=298*K),
Vref 0 = VGO + (m -1)E--0=1.12394Vq
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Given this value and VBEO, the appropriate scaling factor, K, and collector and saturation
currents can be selected so that Vrefo will have the desired value and zero temperature
coefficient. In a circuit implementation, K is typically controlled by a ratio of resistors.
Figure 4-2 shows an example of a simple, open-loop band-gap reference circuit
presented in [7]. The output, Vref, is composed of the base-emitter voltage of Q3 and the
voltage across R2. Because the voltage across R3 is the difference between VBEI and
VBE2, it is PTAT and the resulting current through R3 is PTAT (ignoring any temperature
dependence the resistors may have). Ignoring base currents, the current through R2 is the
same as the current through R3. This PTAT current through R2 makes V2 PTAT, so Vref
is composed of a VBE and a PTAT voltage, as desired. The scaling factors and currents
can be obtained through analysis of the circuit as follows.
V3 R3 = VBEI -VBE2
Substituting from (4.1) yields
V3 = VT lnr Ici-V In Ic2
Isi Is2 n(4.0a)
V3 = VT ln IC] IS2
(Isi IC2
Assuming the transistors are matched, meaning they have the same device parameters,
Is1=Is2 and (4.8a) simplifies to
V3 = VT In c. (4.8b)
ICC2
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Since 12 = 13 = V3
R3
V2 = 12 R2 =R-V7R3
R2 kT In
R3 q IC2
(4.9) has the same form as the PTAT term in (4.7) with K = 2
R3
If the transistors are
matched, VBE1=VBE2 and V1=V 2. In this case, the ratio of the collector currents, Ici and
IC2, can be controlled by the ratio of the resistors, R1 and R2. The circuit's output voltage
is then
V =vBE3 2
Substituting from (4.3) and (4.9) gives us
Vef =VGO +- (VBE30
TO
=VG0 +-(VBE30
TO
~VGO)+ (m -1)§U In ) +
~VGO)± (mq1) TU ) +
q (Ic 2
kT InR2
q R1
Differentiating with respect to temperature yields
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In
,Cn 2
(4.9)
avT
aT (VBE 30TO "
-VGO )+ (m-I)! In( 1 )
q T )
Setting ref = 0 at T = To = 298'K gives us
aT
VBE3 T R2 .k Il R2 YGOR3 q R) S k 1.2394V.q
Plugging in the appropriate values for To, k, and q, and using a typical (for Fairchild
Semiconductor's 2N3904 npn transistor) vBE value of 0.65V results in the following
expression which can be used to select appropriate resistor values for the circuit of Figure
4-2.
inK 
=
2 22.94947.
R3 R 1 )
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R2
R3
k In R2
q R1
i cc
R 1 R2
V 02 Vre f
003
R 3
Figure 4-2. Discrete implementation of open-loop bandgap reference.
Typical bandgap reference circuits produce an output voltage of around 1.2V. To
obtain a stable voltage reference of some other value, the bandgap voltage is used as the
input to a voltage regulator circuit, like the one presented in Section 4.2. Figure 4-3
contains the schematic for a bandgap reference circuit that allows the output voltage to be
scaled to some desired value without the use of a separate voltage regulator circuit.
Analysis of the circuit reveals that the voltage at the bases of Qi and Q2 is the typical
bandgap voltage of about 1.2V. Thus, we can use the voltage divider formed by R3 and
R4 to obtain a larger output voltage at the emitter of Q3.
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YCC
RL RL
03
Vout
Q1 'Na2-R
R2
R1 R4
Figure 4-3. Schematic for bandgap reference circuit with output voltage that can be adjusted by
changing the ratio of R 3 to R4.
The example bandgap reference circuits presented thus far have a few
shortcomings that make them non-ideal for certain applications. The circuits in Figure 4-
2 and Figure 4-3 are both open loop implementations. This means there is no method for
counteracting any deviations from the desired operating point. The circuit in Figure 4-2
relies on the voltages V, and V2 being equal so that the current ratio can be controlled by
the ratio of R1 to R2. However, V1 and V2 may not be the same because Qi and Q3 may
not be perfectly matched. In this case, we have no control over the ratio of Ici to IC2.
Bandgap reference circuits use operational amplifiers (op amps) to provide feedback and
stabilize the operating point. An example of such a circuit is contained in Figure 4-4.
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R2 RI
R3Vref
02 Q
Figure 4-4. Closed-loop implementation of a bandgap reference.
Due to the op amp's large open loop gain (see Section 4.2), the voltages at its
input terminals must be the same. From Figure 4-4, we can see that this means the
voltage across R3 is the difference between VBE1 and VBE2. So the voltage across (and
current through) R3 is PTAT. Because R2 is in series with R3, the current and voltage
associated with R2 are also PTAT. The voltages at the op amp's input terminals being
equal gives us the following relation
VR2 =VRI'
IC2 R2 =CIR,
-> CI _R2 .(4.10)
IC2 RI
We can use (4.2) to determine R3's voltage and current. We obtain results identical to
those presented in (4.8a) and (4.8b), repeated again here for convenience.
V3 =1 3R3 = VBEI VBE2
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Is1 =Is2 ->
=VT lnT I -VTQ In § j
IS1 Is2
= VT n Ic Is2
VIs IC2
V3 = VT In ICi 
.
(C2 ).
(4.8a)
(4.8b)
The current through R3 and R2 is then
'C3 = V 3  VT I)
R, R IC2
(4.11)
The output voltage of the circuit is the sum of VBEI and the voltage across R1. We can use
(4.10) and (4.11) to solve for the voltage across R1 as follows.
VRI =VR2 = C2R2-
Substituting (4.11) for Ic2 gives
VRI =VTIC1 R 2 -
R3 IC2)
Using the result from (4.10) yields
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VR =T ln--- -R2 (4.12)
R3 R1
Thus, Vref can be calculated as
Vref =VBEI+ R1
= +T (M)kT l(To R 2 kT (R2
TO q T R3  q R1
Differentiating and solving just as we did for the circuit of Figure 4-3 leads us to the
same result,
R2 lnjR2~ 22.94947 (4.13)
R3 Ri
for zero temperature dependence at room temperature. Using (4.13), we can select the
appropriate resistor values for our bandgap reference circuit.
Our bandgap reference circuit requires an op amp that we must implement with
transistors. The primary requirement for this circuit is fairly large gain. We will use a
design with an actively loaded differential pair input stage followed by a second gain
stage consisting of a common emitter amplifier. The complete transistor-level schematic
for the bandgap reference, including op-amp, is shown in Figure 4-5. The differential
pair consists of pnp transistors Q3 and Q4 and the common emitter amplifier consists of
Q7 and RL. The 0.1pF capacitor helps to keep the output voltage constant. In an IC
implementation of the circuits presented in this section it is likely that emitter areas,
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instead of only resistors, would be scaled to achieve the desired ratios. See below for a
design example.
RL
cc
R2 R1
05 N
Yre f
0. luF
Figure 4-5. Transistor level implementation of closed-loop bandgap reference.
Design Calculations
We begin the design of our bandgap reference by using (4.13), repeated below, to
choose values for the resistors R1, R2, and R3.
R2In
R (R)
~ 22.94947 (4.13)
We can simply choose a convenient ratio for R2 to R1 and solve for the required value of
R3. Since we are using discrete components, we may have to try a few different ratios to
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get results that are close enough to the standard resistor values we have available.
Choosing R2=1 1k and R1=910 gives us
n1k9 I  1 1k 
~ 22.94947
R 3  (910)
1 1k I Ik
22.94947 910)
R 3 =1.1945kQ .
The result is approximately 1.2k , which is a standard value. We will use an LM394
SuperMatch pair for Q, and Q2 so their temperatures and vBE'S will be well matched.
Next, we calculate the open loop gain of the op amp circuit in Figure 4-5. From
Section 3-4, we know that the gain for an actively loaded differential pair is
a, = gRL
where RL is the net resistance seen at the output of the stage. In this case, we can see that
RL is the parallel combination of r04, ro6 , and r,7. The DC bias value of the voltage at Q's
collector is the same as that of Q5. Thus the DC value at the base of Q7 is the same as
that at the bases of Q5 and Q6. So assuming all transistors are nearly identical, the DC
1
bias current of Q7 will be the same as the current through Q5 and Q6, -Icc * Transistor
2
parameter values can be obtained from the datasheets distributed by the manufacturer.
Let's assume values of 100 for pn, 100V for VAn, and 50V for VAp. Using these
estimated parameters, we can calculate gm, ro, and r, as follows.
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9,5 -- m6 -":m9 7
1
-2IC
VT
ICC
52mV
VAp
r
, 4  1
2 ICC
'CC
VAf
ro6 1
2 ICC
200V
ICC
9 m7
5.2V
ICC
The gain of the first stage is
a,, = gRL 
-
Substituting the effective load resistance results in
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avi = g .(, r ,64 r 11r,, ),
Icc ('0V 200V 5.2V
52mV Icc cc cc
The gain of the second stage is
a= CC Rs52mV L
For Icc=ImA and RL=IOkQ,
aV ~ 92.76
av ~192.3
a, = aviav2 = 17839
~18,000
The op amp has a fairly large open-loop gain of almost 18,000. We could even reduce
Icc a bit to lower power consumption. As long as the gain is in excess of about 1,000,
our bandgap reference should be accurate.
The full Eagle schematics with documented component values for the bandgap
reference and all other circuit blocks are contained in the appendix.
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4.2 Operational Amplifier
The ideal single-ended operational amplifier (op amp) takes a differential input,
provides infinite gain, has infinite input resistance, Rin, and zero output resistance, Rout.
The implications of this ideal model are that the voltages at the two input terminals are
equal (otherwise the output voltage would be infinite), no current flows into the input
terminals, and the op amp can source and sink infinite current at its output. In reality, op
amps have finite gain, ao, finite input resistance, and non-zero output resistance.
However, for a reasonably well designed op amp, the gain and Ri are very large and Rout
is very small. In this case, we can assume the ideal model when analyzing the circuit.
Op amps are often used in a feedback configuration where there is some network,
f, providing feedback from the output to one of the input terminals. An example of an op
amp in a negative feedback configuration is contained in Figure 4-6. Figure 4-7 shows
the block diagram for an op amp with gain ao and feedback network f. An application of
Black's Formula (see [3] for information regarding Black's Formula) yields the following
transfer function from input to output voltage:
= aoV0  a0  (4.14)
vi 1-iaof
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v. +
V0
Figure 4-6. Operational amplifier in negative feedback configuration.
VrbV 0
Figure 4-7. Block diagram of a feedback amplifier.
Because ao is ideally very large, a0f >> 1 and (4.14) simplifies to:
VO I0" ~ - (4.15)
vi f
(4.15) implies that if the op amp has large open-loop gain, ao, the gain of the circuit when
operated with feedback is dependent only on the gain of the feedback network and so will
be relatively insensitive to variations in ao. This well-defined, controllable gain is the
reason that op amps are typically used with feedback.
With the application of feedback, an op amp can be used as a linear voltage
regulator. For a feedback network consisting of only passive elements, the magnitude of
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f is less than or equal to 1. Thus, (4.15) indicates that vo will be greater than or equal to
vi. We will use this concept to derive a 2.5V reference, 5V supply, and 12V supply from
the bandgap voltage. An example of an op amp used as a voltage regulator is shown in
Figure 4-8. The resistive voltage divider formed by R1 and R2 is the feedback network.
Its gain,f, is simply
f = 2 (4.16)
Ri + R2
The transistor, Q, is a pass element. The op amp sets Q to pass the amount of current
needed to obtain the relation between vin and vout described by (4.14). The remainder of
the voltage, the difference between Vcc and vout, is dropped across Q.
VCC
Q
Vaut
R I
R2
Figure 4-8. Op amp used as a voltage regulator.
Looking again at Figure 4-8, we see that Q, R1, and R2 essentially form an emitter
follower (EF) buffer at the output of the op amp similar to the one presented in Section
3.3. To create our voltage regulator, we need a circuit that takes a differential input, has
high open-loop gain, and has an EF buffer output stage that provides a fraction of the
85
output voltage as feedback to the negative input terminal. See the schematic in Figure 4-
9. The circuit uses an actively loaded differential pair to provide high open loop gain.
See below for a design example.
03 04
05
0 02
R1
R2
IP [cc
Figure 4-9. Transistor-level schematic of the voltage regulator.
Design Calculations
The voltage output of our bandgap reference circuit is about 1.22V. For the
purpose of these design calculations, we shall assume that the bandgap voltage is 1.25V
Note that this approximation is reasonable because we have the ability to choose the
relative sizes of the resistors to compensate for the bandgap voltage being a bit smaller
than we assume.
Assume Icc in Figure 4-8 is 2mA. The collector currents are
IC = I C2 =I C =lmA.
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This implies that the transconductance is
VT
lmA_
- ~mV = 0.04.
25mV
The effective load resistance seen at the output of the differential pair is the parallel
combination of three resistances: that seen looking into the collector of Q2, into the
collector of Q4, and into the base of Q5. This effective resistance can be expressed as
RL = r02 hr04 I(r,,5 + (60 + 1)- (R1 + R 2 )) (4.17)
Recall from Section 3.4 that the resistance seen looking into the collector of a transistor is
rV= A
IC
(4.18)
The transistors we will primarily be using are the 2N3904 (npn) and the 2N3906 (pnp).
According to the models specified in datasheets for these transistors, the Early voltage is
about 74V for the npn transistors and about 19V for the pnp transistors. We can plug
these values into (4.18) to calculate r.2 and r4 as follows.
_VAfl
ro2 -_-
IC
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74V
- -74kA
lmA
V,
o4
IC
19V
- -19A
lmA
In order for the circuit to have a good output buffer, the resistance seen looking
into the base of Q5 must be very large. The typical current gain, 1, for our npn transistors
is about 200. If we choose R1 and R2 to have a sum of about 1OkQ, their resistance looks
to be about 200 times larger, or 2M , when viewed from the base of Q5. The total
resistance seen looking into Q5's base is then the sum of r,, and 2Mi. The input
resistance of a BJT, rn, is given by the following expression
r, =4(4.19)
We can calculate the current through R1 and R2, which is approximately Ic5, because we
know that the voltage across the resistors is the output of our voltage regulator. For the
12V supply, we get
C s = R 
Rout
'5 R+R2
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12V
1 0kA
=1.2mA
This implies that the transconductance is
9m5 Ic5
VT
1.2mA
25mV
=0.048
Substituting this value for gm and 200 for $ in (4.19) yields
200
r 0=
"0.048'
=4.2kQ
when the output of our voltage regulator is 12V. For the 5V supply and 2.5V reference,
the lower voltage across the resistors means that Ic5 and gm will be smaller so r" will be
even larger.
Combining the calculated value for r,, with the 2MQ resistance calculated above
results in a net resistance seen looking into the base of Q5 that is still approximately
2MQ. This resistance is so much larger than the 19kQ and 74k.Q in parallel with it that
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we can neglect it. So the effective resistance seen at the output of the differential pair
simplifies to
RL = *
So the approximate load resistance is
74kQl 19k =15kQ .
Using the effective RL and gm calculated above for the differential pair, we can
determine the open loop gain, ao, using
ao = a, = gRL
Plugging in the values for gm and RL gives a gain of
ao = (0.04)-(15kQ) = 600.
While typical values of ao are ideally much greater than 1000, 600 is a reasonable open
loop gain and for small enough output voltages (equivalently, large enough f), the product
600f is sufficiently greater than 1 and the approximation made in (4.15) is valid. If we
want to increase the open-loop gain, we can increase the value of the current source, Icc.
Creating a 12V supply from a 1.25V input implies a closed-loop gain of
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v__, 1 12V
Vin f 1.25V
This implies
1.25V
12V
~ .104.
We know thatf is the voltage divider formed by R1 and R2 so we calculate
2 0.104
RI +R2
which implies that
RI = 8.6R 2 -
Thus by choosing R1=8.6kQ and R2=1kQ, we get the desired gain and the sum of the
resistors is almost 10kQ so the input resistance of the EF buffer is high.
The output resistance of the voltage regulator is the sum of R1 and R2 in parallel
with the resistance seen looking into the emitter of Q5. The resistance seen looking into
the emitter of Q5 is the sum of rs, which is 4.2kQ, and the previously calculated 15kQ
91
seen at the output of the differential pair divided by the current gain, $. We calculate this
to be about
4.2kQ + 15k =9
~96A .
200
The 9.6kQ resistance of R1 and R2 is negligible in parallel with 96Q, so the effective
output resistance is about 96Q.
The 5V and 12V supplies must provide current to the circuits that they power.
This current must flow through the output transistor, Q5 of Figure 4-9. The amount of
current that Q5 can supply is limited by the amount of base current that the differential
pair can provide for Q5. By adding another transistor, Q6, between the differential pair
and Q5 as in Figure 4-10, the amount of current that the voltage regulator can provide is
increased by a factor of P. This is because Q6 increases the amount of base current
available to Q5 by a factor of f. The addition of Q6 also decreases the output resistance
of the regulator by a factor P.
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Figure 4-10. Voltage regulator with increased current sourcing capacity.
4.3 Comparator
A comparator is a device with two input terminals, one non-inverting and the
other inverting. The comparator produces a single-ended output which is high (near the
positive supply rail) when the voltage at the non-inverting input terminal exceeds the
voltage at the inverting input terminal. The output is low (near the negative supply rail,
which is often ground) when the voltage at the non-inverting input terminal is lower than
that of the inverting input terminal. This behavior can be obtained from an op-amp (in an
open loop configuration) with sufficient gain such that any small difference between the
voltages at the inputs is amplified enough to drive the output to one supply rail or the
other.
A differential pair input stage is a good place to start. We know that for a single-
1
ended output the gain will be about- g RL so we can choose the bias current and RL
2
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accordingly. A schematic is shown in Figure 4-11. The total bias current in Qi and Q2 is
1
Icc. For an applied differential input voltage, Vd, there is a decrease of - gVd in Ic, and2
an equal increase in Ic2. Note that the change caused by Vd is in the opposite direction
compared to that of the differential pair circuit analyzed in Section 3-4. This is due to the
fact that this circuit uses pnp transistors instead of npn. The change in current causes a
1decrease of -g ,V Rj in the voltage across R1 and an equal increase in the voltage across2
R 2 (assuming R 1 =R 2).
4[cc
QI. Q2
'-Vd/2 -Vd/2
R2
Figure 4-11. Differential pair to be used as the input stage for a comparator.
If we connect the base of an npn transistor (in common emitter configuration) to
the varying terminal of R 1, we obtain the desired amplification of the change in voltage.
See Figure 4-12 for a schematic. When the voltage at that node is below a vBE drop
(about 0.6V), Q3 will be off so no current will flow through R3 and the output voltage
will be high. When the voltage drop across R1 increases to more than a VBE drop, Q3 will
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turn on, current will flow through R3, and the output voltage will go low. Since a positive
differential input voltage applied from Q, to Q2 causes the current through R1 to decrease
(which results in a high output voltage), the base of Q, is the non-inverting input terminal
to the comparator and the base of Q2 is the inverting one. See below for the design
calculations.
[cc
VCC
01 02
+Vd/2 -Vd/2 V
Rt Ra
03VC
Figure 4-12. Schematic of comparator with clamping diode, D, to increase circuit response time.
Design Calculations
Let Icc = 2mA. Let RI=R2=RL-
Icc =2mA -> Ic=1 Ic2 = Ic =lmA
The transconductance is
aic I mA =
aVBE Vh 25mV
If a 25mV differential voltage is applied, all 2mA of bias current will flow
through the transistor with the larger VBE (the one whose base is at the lower voltage).
This 2mA of current must be enough to cause the voltage drop across RL to exceed a VBE
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drop and turn on Q3. If we set RL=51OQ, the voltage drop will be a little over 1V, which
should be sufficient.
VRL ICCRL
= 2mA -51O.i = 1.02V
For a differential input of significant magnitude (which will typically be the case
for our application), the current through R1 will either be 2mA (for vd negative) or
negligible (for Vd positive), causing the comparator's output voltage to be either vCE,sat or
Vcc, respectively. We include a clamping schottky diode between the base and collector
of Q3 to prevent the collector voltage from dropping too far below the base voltage into
saturation. As Figure 4-13 shows, the time it takes Q3 to recover from saturation
increases the delay of the comparator's output substantially. Including the schottky diode
means that the low output voltage will no longer be vCE,sat, but instead will be just a
schottky diode drop below 1V (at about 0.7 to 0.8V). This is not a problem because the
threshold voltage for the MOSFETS we will be using is about 2V, so 0.8V will be
recognized as a logic low.
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Figure 4-13. Square wave input to comparator (trace 1), output of comparator with clamping diode
(trace 2), and output of comparator without clamping diode (trace 3). The rise time is only about 9ns
with the clamping diode, compared to about 387ns when there is no clamping diode.
Hysteresis
A positive feedback loop around a comparator can be used to create hysteresis.
The positive feedback causes the voltage at the non-inverting input terminal to change in
the direction of the output voltage when the output voltage changes (due to the voltage at
the other input terminal being increased or decreased beyond the threshold set at the non-
inverting terminal). See Figure 4-14 for a schematic of this configuration. The
calculations below demonstrate how this circuit can be used to create the desired
threshold levels.
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Vi~n - -
+5v R3
Figure 4-14. Comparator in positive feedback configuration.
When the input voltage is below the voltage at the non-inverting input terminal
(Vp), the output voltage is high (5V) and the voltage Vp is given by the following voltage
divider relation:
V,= 5V R 2  =Vhigh. (4.20)
R2 + R, |1 R3)
This is the high threshold voltage. The input voltage must be raised above this value for
the output voltage to go low (approx. OV). When the output voltage goes low, Vp is
given by the following voltage divider relation:
VP =5V 2 11 R = VT low (4.21)
(R3+ R2||1 R,
VT,IOw is lower than VT,high so this circuit creates a gap between the threshold voltages that
the input must pass to cause the output voltage to change state. This circuit can be used
to keep noisy input signals from causing the output voltage to falsely switch states.
Another application for the comparator with positive feedback is in relaxation oscillator
circuits. For more information on using this circuit as an oscillator, see Section 4.4 which
covers the clock.
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4.4 Clock
The comparator with positive feedback, presented in Section 4.3, can be used as a
relaxation oscillator if a capacitor is connected to the negative input terminal and charged
and discharged through a resistor connected to the comparator's output. See [8] for a
more comprehensive discussion of relaxation oscillators. The resulting voltage
waveforms are a square wave at the comparator's output varying between OV
(approximately) and 5V, a square wave at the positive input terminal varying between
VT,w and VT,high, and a triangle waveform at the negative input terminal as the capacitor
voltage ramps up and down between the two thresholds. Example plots are shown in
Figure 4-15. The time it takes for the capacitor to charge and discharge, and thus the
period of the waveforms, is determined by the time constant defined by the product of the
capacitance and the resistance through which it charges and discharges. To obtain an
output with a duty ratio other than 0.5, the charge and discharge times must be unequal.
This can be accomplished by using separate charge and discharge resistors, with diodes in
series to ensure that the current through them will only flows in the desired direction.
Figure 4-16 contains a schematic.
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Ch3K 2.00 V
Figure 4-15. Capacitor voltage (trace 3), comparator output voltage (trace 1), and voltage at the
positive input terminal (trace 2).
C R R2 +5v
R
+5v R3 Camp. Clock Pulse
R4 R4
Figure 4-16. Schematic of clock circuit designed around comparator in positive feedback
configuration.
In the current comparator design, the output is connected to the 5V supply
through a resistor, R. R in series with R1 of Figure 4-16 is the net resistance that C must
charge through. R is typically too large to be neglected and so must be considered in the
calculation of the time it takes the capacitor to charge. To remove the dependence of the
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capacitor's charge time (and oscillator's frequency) on R, we can add a CMOS inverter to
the output of the comparator. The resistor R is now replaced by the on resistance of the
p-type MOSFET, which is typically small enough to be ignored. This addition gives us
the clock circuit in Figure 4-17. The complete transistor level schematic for the clock
circuit with CMOS comparator output is shown in Figure 4-18. The calculations for
designing an oscillator of some specified frequency are described below.
C 
R w2 
o u
+ R3 Camp.(lc us
R4 R5
Figure 4-17. Schematic of clock circuit with CMOS inverter added to the output of the comparator.
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Figure 4-18. Transistor level schematic of clock circuit.
Design Calculations
The desired frequency of oscillation is 50kHz. 50kHz corresponds to a period, T,
of 20ts, meaning the sum of the charge and discharge time for the capacitor is about
20gs. We need the oscillator output to be a narrow pulse, so the charge time must be
much shorter than the discharge time. Let's try to set the discharge time at about 100
times the length of the charge time. That is equivalent to setting R2 to be 100 times larger
than R1. If we choose R3=R4=R5=20k. , then the threshold voltages at the positive input
terminal can be calculated using (4.20) and (4.21) as follows
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LR4SFvW
R5
R1 DI
R2 D2
VT ,high 5V 2kQ ~ 3.33V
VT lOW = 5V 2~k112OkQ = 1.67V( 20kQ + 20kQ || 20kQ )
So the capacitor voltage will oscillate between 1.67V and 3.33V. Using these
initial conditions and the equation for charging and discharging a capacitor expressed in
(4.22), we can determine the necessary relationship between C, R1, and R2 to obtain
50kHz oscillation frequency.
VC = Vf +(v, Vf-vf p-C (4.22)
The capacitor is being charged by the 5V supply from an initial voltage of 1.67V so we
can modify (4.22) to obtain
vC = 5V + (1.67V -5V)e Rc (4.23)
We can solve (4.23) for the time it will take the capacitor voltage to charge to the high
threshold value of 3.33V.
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t, =-RIC An 3.33V -5V = -RC .(-0.69)
(1.67V - 5V
When the capacitor is being discharged from 3.33V, (4.22) is modified as follows
vC = 0V + (3.33V - OV)e Rc (4.24)
We can solve (4.24) for the time it will take the capacitor to discharge to the low
threshold value of 1.67V.
t2 = -R 2C-In 1 =67V - -R 2C -(-0.69)(3.33V - OV
The period, T, is the sum of t1 and t2 . Thus by choosing some value for C, say lnF, and
setting R2=100R 1, we can solve for the values of R1 and R2 that will make the period
approximately 20ps.
T =t +t 2
Plugging in the expressions computed for ti and t2 yields
T =0.69 
-C -(R,+ R 2)
=0.69 -C -101R.
104
We can solve for R1 as follows
69.69 -C
Substituting
T = 20/s
C =lnF
leads to the values
RI =287Q
R 2 =28.7kQ
Choosing R1=300 and R2=27k. results in
ti 0.69 -lnF -300Q 0.207us
t 2 ~0.69 -1nF 27kQ ~18.63ps
ti + t2 =18.84/s
which implies an clock frequency of
1f =- 53kHz.T
4.5 Error Amplifier
The error amplifier serves dual roles of being the summing junction for the
reference voltage and the feedback from the converter and also providing the
compensation, Gc(s). As determined in the discussion of control and compensation in
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Section 2.2, we would like to use PI compensation. This can be accomplished with an
op-amp configured as shown in Figure 4-19. However, in addition to designing the error
amplifier to obtain the necessary G(s), we would also have to compensate the op-amp
itself to ensure its stability in that feedback configuration.
FB
Figure 4-19. Operational amplifier used to provide PI compensation.
To simplify things, an open loop PI compensation scheme can be implemented as
shown in Figure 4-20. Adding the capacitor C2 in Figure 4-20 inserts an additional pole
in the transfer function so we've got lead compensation in addition to the integrator. In
this circuit, an actively loaded differential pair produces a current that is proportional to
the error (reference voltage minus feedback). That current then flows through a net
impedance (at the base of Q3 in Figure 4-20) to create the desired compensation transfer
function derived in Section 2.2. Transistor Q3 is used as an emitter follower buffer so
that loading effects due to the next device (in this case, the comparator) do not interfere
with the compensation.
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Figure 4-20. Open-loop implementation of error amplifier.
Design Calculations
Assume some differential error voltage, Ve, is applied across the input terminals of the
error amplifier in Figure 4-20. The error voltage is the difference between Vref and Vfi.
From the analysis of an actively loaded differential pair in Section 3-4, we know that the
output current, io, will be equal to gmve. Ignoring the output buffer, we have the
equivalent circuit shown in Figure 4-21. The transfer function from ve to the output can
be calculated as follows:
Zeq R1+- --- 11 C ||R 2
sCi sC2
(4.25)
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L t
C1
Gm*veC2 
2
Figure 4-21. Equivalent circuit for calculating error amplifier transfer function, Gc(s).
R2 is very large and can be ignored for these calculations. Thus we get that the
equivalent impedance expressed in (4.25) can be determined as follows.
Zeq +- ||1 IJ I
eq SCI S 2
or equivalently,
simplification yields
Ze R +- SC C1 1
sC1 sC 2
RI + --- + -
SCI sC2
- R1Cis+1
s(RC 1C2 s + CI +C 2)
R1 C1s+1 1
s(R 1(C111C2)s+1) C1+C2
The equivalent impedance expressed in (4.26) is the transfer function from the input
current to the output voltage. We can use (4.26) to find the transfer function from the
error voltage input to the output voltage.
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(4.26)
-
van = iZ,Vout io eq
= gvZeq
So the transfer function from error to output is
V' (s) =gZeq
Ve
_ R1C1s+1 g,__
s(RI(CI 11 C2 )s +1) C1 + C2
Substituting for gm gives
1
"" (s)= RCs+I 2VT - (4.27)
v( s (R1 (C1 C2 )s + 1) C1 + C2
which can be used to choose Icc and the resistor and capacitor values that will provide the
correct compensating transfer function.
4.6 Current Sense Amplifier
We are using a small, current sense resistor in series with the high-side MOSFET to
estimate the inductor current. We need a current sense amplifier that takes the small
voltage drop produced across the current sense resistor and amplifies it. As discussed in
Section 2.3, the current sense amplifier will not function properly when either of its
inputs (or the common-mode) is too close to or greater than the supply voltage. This is
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because transistors in the amplifier will be saturated. Since the input voltage to the
comparator can be much higher than the control circuit's typical analog supply voltage,
the voltages on either side of the current sense resistor must first be lowered with a
resistive voltage divider before they can be input to the current sense amplifier.
Closed-Loop Differential Amplifier
The current sensing function can be performed by a closed-loop amplifier that
takes the differential input voltage and provides the required amount of gain. This can be
accomplished by an op amp configured as a shown in Figure 4-22. The circuit takes the
R2difference between the voltages V1 and V2 and amplifies it by a factor of -. This
circuit can be implemented with almost any transistor-level op amp design.
R2
R 1
Figure 4-22. Circuit for amplifying the difference between two voltages, V, and V2.
A possible transistor-level implementation of the closed-loop amplifier is depicted
in Figure 4-23. This circuit consists of a differential amplifier followed by a closed-loop
R
op amp with gain of about 1+ R . Splitting the gain among two stages in this way
R2
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increases the bandwidth, or speed of the circuit as opposed to having all the gain provided
by a single stage.
VCC VCC
R5
R2I
160 03 04c
Rc Rc
Figure 4-23. Closed-loop implementation of current sense amplifier.
Transconductance Amplifier
A transconductance amplifier takes a voltage input and produces an output
current. The output current is proportional to the input voltage by a factor, Gm, which is
the transconductance of the amplifier. Figure 4-24 contains a schematic. A
transconductance amplifier is a good choice for our current sense application because it is
a fairly straightforward circuit that takes in a differential voltage, such as the voltage
across the current sense resistor, and outputs a current, which can be easily converted to a
voltage by putting it through a resistive load. Additionally, the transconductance
amplifier exhibits a much faster response than a closed loop voltage amplifier as can be
seen from the fall times of the waveforms in Figure 4-25.
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Vcc VCC
05 06 03 04
In-)- 02 al In J Ln
Figure 4-24. Schematic of transconductance amplifier with load resistor, RL-
....... .A15I"'l 
- ....... . !
.. . . . . . . . . . . . . . .. . . . . . . . . . . *1.. .
I
I
.00 V Ch2 2.00 V M4.O0ps Al Ch3 X 4.20 V
Ch4 500mAQ
Figure 4-25. Waveforms of the current through the current sense resistor, the output of the closed
loop current sense amplifier, and the transconductance amplifier. The transconductance amplifier
exhibits a much faster response (fall time).
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Assume a differential voltage, Vd, is applied across the input terminals. The VBE Of
1 1Q, increases by -V and the VBE Of Q2 decreases by Vd . As a result, the current
2 2
through Qi increases 1by -IV g, and the current through Q2 decreases by the same
2
amount. Because the collectors of Qi and Q3 are connected, the current through Q3 must
1
also increase by -vdg. . By the same argument, there is a decrease in the current
2
through Q5. Transistors Q3 and Q4 form a current mirror, which means the current
1
through Q4 is forced to increase by -vdg. as well. Likewise, the current mirror formed
2
1
by Q5 and Q6 forces the current through Q6, Q7, and Q8 to decrease by -Vd g, .2 At the
output node, the increase in Q4's current and the decrease in Q8's current result in a net
output current of
io = ic4 - ic8
Substitution yields
1
i0 =-g~v2
(4.28)mVd
= gmVd .
If a resistive load, RL, is connected at the output, the output voltage and net voltage gain
of the circuit are
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- g-12
v0, 1 =iORL
9mVdRL
a - out - gRL.
Vd
Recall that gm is inversely proportional to temperature. Thus the gain of this
amplifier is inversely proportional to temperature. This means the slope of the output
from the current sense amplifier changes with temperature. We can counteract this
unwanted temperature dependence by using a PTAT current source, as described in
section 3.1, for Icc.
As mentioned in the discussion of differential pair amplifiers in section 3.4, this
amplifier only behaves linearly over a small range (about 25mV) of differential input
voltages. With a peak inductor current of 550mA and a current sense resistor of 0.33&i,
we need to be able to linearly amplify differential inputs in excess of 180mV (with the
voltage divider reducing the common mode input by a factor of 2, the maximum
differential input is actually about 90mV). To extend the linear range, emitter resistors
can be added as in Figure 4-26. These resistors also reduce the gain by approximately the
I R
same factor that they increase the linear range by (approximately C' ) so we must
2VT
account for this attenuation in our calculation of the amplifier's gain.
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05 Q6 03 Q4
io
In- 02 01 In+ 
- R
Re Re
ICC
Figure 4-26. Transconductance amplifier with emitter resistors to extend linear range.
Design Calculations
To extend the linear range of the amplifier by 10 to about 250mV requires
ICC RE = 1 02VT
or equivalently,
ICC RE = 500mV
Assuming ICC = 4mA, this implies
RE= 125i
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If IC = 4mA , then IC - CC - 2mA. The transconductance is
2
9M ICg =
VT
2A 
=0.08
25mV
In order to get a gain of about 40 from the amplifier, taking the factor of 10 attenuation
due to the emitter resistors into consideration, we require
gmRL=0.08 -RL 400
which implies
400
RL 4 =5k i
0.08
The larger RL, the slower the amplifier will be. We can make adjustments and tradeoffs
between RL, Icc, and Re to ensure that the amplifier's response is fast enough while
maintaining enough gain and linear range.
Slope Compensation
As discussed in Section 2, our system under peak current mode control is not
stable when operating at duty cycles of greater than 50%. The method for removing this
instability is to introduce a slope compensation ramp. The compensation ramp is
summed with the current sense waveform at the PWM comparator's non-inverting input.
We can use the voltage across the capacitor in the oscillator circuit to create our ramp.
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The capacitor voltage should be connected to an EF buffer so that it won't be disturbed.
We connect a capacitor to the output of the EF to block the DC component then
resistively sum the remaining AC component with the output from the current sense
amplifier. This slope compensation scheme is illustrated in Figure 4-27.
Clock ramp 0 R2
C R1 R3
CCLk R4 To Comparator
R4
Figure 4-27. Circuit for generating slope compensation ramp.
4.7 Logic and RS Latch
Logic
Digital logic circuits take a binary input of either low or high and similarly,
produce an output that is low or high. Often, complementary (n-type and p-type) MOS
devices are used to implement logic circuitry on an IC because they are smaller and
dissipate less power than bipolar junction transistors. Input voltages below the threshold
voltage of the n-type FETs are considered logic low and those above the threshold set by
the threshold voltage of the p-type device are logic high. CMOS circuits produce a low
output of approximately OV and a high output approximately equal to the supply voltage,
which we will assume to be 5V. See Section 7.1 for symbols, truth tables, and circuit
implementations for several common combinational logic gates.
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RS Latch
Our control circuit has two states of operation. The first state is triggered by a
clock pulse. In this state, the high side FET is on and the inductor current is ramping up.
The second state is triggered by a pulse from the comparator when the voltage output of
the current sense amplifier exceeds that of the error amplifier. In the second state, the
low side FET is on and the inductor current is ramping down. An RS latch serves as a
memory device, allowing the circuit to maintain its present state after the signal that
triggered the state is no longer being applied.
An RS latch implemented with NOR gates is illustrated in Figure 4-28. The
inputs, labeled R and S, are the command signals that set and reset, respectively, the
primary output, Q. The other output, Q', is an inverted version of Q. Assume both inputs
are low. When S goes high, Q' goes low. Q is high because both R and the other input
Q' are low. If S is switched low, Q' remains unchanged because the other input to the
NOR gate, Q, is still high. Thus there is no change in the circuit's state although the
command signal that triggered the state is no longer being applied. If R goes high, Q
goes low. This causes Q' to go high because S is still low. Again, we can see that
switching R back low has no affect on the state of the outputs. If both R and S are high,
both Q and Q' will be low and the circuit will no longer function properly.
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PUM comparator
Output M
0'
Clock pulse
S
Figure 4-28. RS Latch implemented with NOR gates.
For our RS latch, the clock pulse will be the set the latch and the output of the
comparator will reset it. The output, Q, will be used to signal the gate drive circuitry that
the high side FET should be on. By taking the signal from Q, as opposed to Q', we have
made the latch reset dominant. This means that anytime R is high, which occurs when
the inductor current is too high, the output will be low, regardless of the value of S. This
is a safety feature to ensure that the high side FET will be shut off when the inductor
current becomes too large. To prevent the latch from behaving unpredictably in the case
that both R and S are high at the same time, we include the AND gate in Figure 4-29.
The AND gate takes Q and the inverse of the clock pulse as input and its output goes to
the gate drive circuitry. The AND gate ensures that the high side FET will not be turned
on until after the clock pulse. This prevents the occurrence of a situation wherein the
signal to the gate drive circuitry may be incorrect because both inputs to the latch went
high simultaneously. A schematic for the CMOS implementation of the RS latch is
shown in Figure 4-30.
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Clock pulse
S
Figure 4-29. RS latch circuit with AND gate to keep high-side MOSFET from turning on until after
the clock pulse.
PWM comparator
(blanked)
Clock pulse -
+5u
M4
M3
Inverse-
Clock pulse
+5v
M1
_5 M6
M12
M 1 M14
MlG
a To Gate
M113 Drive
q79
Figure 4-30. CMOS implementation of RS latch circuit.
120
4.8 Leading Edge Blanking
When the high side FET is turning on, charging of parasitic capacitances
associated with the FET, in addition to interactions between other parasitic elements,
creates a significant amount of noise and a large spike in the current flowing through the
FET. Figure 4-31 shows the waveform of the current flowing through the current sense
resistor and the FET. This current spike causes a spike in the voltage seen by the current
sense amplifier and could result in the false triggering of the PWM comparator, making it
impossible for the control circuit to turn the high side FET on long enough each period
for the proper output voltage to be maintained.
Figure 4-31. There is a large spike in the current through the high-side switch as it turns on at the
beginning of each period.
It is often possible to attach a resistor and capacitor to the output of the current
sense amplifier creating a low pass filter to reduce the high frequency noise in the signal
and hopefully get rid of any large spikes that may falsely trigger the comparator. This is
done by choosing the corner frequency of the low pass filter, approximated as
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1
f =A3dB =2;7. R -C '
to be much lower than the frequency at which the noise occurs so the noise will be
filtered out. The corner frequency must be higher than the switching frequency, however,
so the amplifier's output can still follow its input signal accurately.
An alternative to the use of an RC filter for dealing with the noise is to blank the
output of the comparator for a specified amount of time every period when the high side
FET turns on so that the comparator can not trigger the reset of the latch during that time.
This technique, known as Leading Edge Blanking (LEB), can be accomplished with a
blanking pulse, similar to the clock pulse. We cannot directly use the clock pulse,
however, because we have designed our circuit so that the high side FET doesn't begin to
turn on until after the clock pulse. So ideally, the blanking pulse needs to be a delayed
version of the clock pulse or some pulse that is triggered by the falling edge of the clock
pulse. If we produce an inverted version of the blanking pulse that was just described
and use an AND gate to combine it with the output from the PWM comparator, as in
Figure 4-32, the comparator will not be able to reset the latch for the duration of the
blanking pulse, which ideally is the same as the duration of the noise we are trying to
blank out.
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Figure 4-32. Inverse Leading Edge Blanking pulse prevents comparator from resetting latch for a
specified amount of time at the beginning of every switching period.
Consider the circuit in Figure 4-33. The voltage across the capacitor will be a
delayed version of the clock pulse. By connecting the capacitor to the clock pulse via
two different resistors with diodes to control the direction of current flow, the amount by
which the rising and falling edges are delayed can be set independently. Assume that R1
and R2 are chosen such that the rising edge is delayed just a small amount, but the falling
edge is delayed by the desired duration of the blanking pulse. This capacitor voltage will
serve as our blanking pulse. The transistors M, and M2 form a CMOS inverter which
provides an inversion so the output is an inverted blanking pulse that can be combined
with the PWM comparator output via an AND gate as shown in Figure 4-32.
Calculations to determine appropriate values for the capacitor and resistors are
demonstrated below.
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C1 D1 LEB'
Figure 4-33. Inverse LEB pulse generated from the clock pulse.
Design Calculations
Assume that the duration of the clock pulse is 200ns and that the noise on the
leading edge of the current sense output also lasts about 200ns. We will design our LEB
pulse to be the clock pulse with rising edge delayed by about 50ns and falling edge
delayed by about 250ns. The capacitor charges through R1 according to the relation
VC =Vf +(v, V f-v f . (4.29)
The capacitor is charging from about 0.6V to 4.4V due to the voltage drops across the
diodes. The threshold voltage for the pMOS device (ZVP4105A) is about -2V. The
threshold voltage for the nMOS device (2N7000) is about 2.1V. This means the capacitor
voltage must increase to about 3V (assuming a 5V supply) before M1 is on, M2 is off, and
the inverse blanking pulse is initiated. We plug the initial and final values into (4.29) to
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determine the values of R1 and C necessary for the capacitor voltage to charge to 3V in
about 50ns.
50nsl
3V = 4.4V + (0.6V - 4.4V)e RC
Manipulating then taking the natural logarithm of yields
3V -4.4V
0.6V - 4.4V)
50ns
R 1C
We can solve for R1C as follows
50ns
In 3V -4.4V
0.6V -4.4V
~ 5.0x10- 8 .
Choosing C to be 100pF implies R1 should be approximately 500Q. We can go through a
similar procedure to determine R2 such that the capacitor voltage discharges from 4.4V to
the threshold of 2.1V in about 250ns.
2.1V = 0.6V +(4.4V -0.6V)e R2 C
Manipulating then taking the natural logarithm of yields
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In 2. 1V -. 6V 250ns
4.4V -. 6V R2C
We can solve for R1C as follows
250ns
In 2.1V -0.6V
(4.4V - 0.6V)
2.69 x10-7.
Since we have already chosen C to be 100pF, we can solve the expression for R1. The
result is that R1 needs to be about 2.69kQ. The component values for our LEB circuit are
summarized below.
C =OOpF
Ri =510
R 2 =2.7ki
4.9 Gate Drive
The signal from the RS latch tells us when the converter's MOSFETs should be
switched on and off. We need a gate drive circuit to take this O-to-5V logic signal and
convert it into a larger magnitude signal that is capable of sourcing and sinking the
current necessary to charge and discharge the MOSFET gate capacitors. An example of a
MOSFET gate driver is shown is Figure 4-34. The signal PWM is the logic output from
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the RS latch signaling when the FET should be turned on. When PWM is high, Qi is on
and Q2 is off. The voltage at the node where the emitters of Qi and Q2 connect, Vm,
increases to approximately Vcc and charge is pulled from C to charge up the FET's gate.
The gate to source voltage of the FET, M, increases and the switch turns on. When PWM
goes low, Q, turns off and Q2 turns on. The voltage Vm goes low (-200mV) and the gate
discharges through Q2, turning off M. A resistor, Rg, is connected between the gate drive
circuit and M's gate to damp out ringing.
To rest of
circuit
VCC
_ 
_C M F-j
+g CS 
-
Figure 4-34. Example of a MOSFET gate driver.
The gate drive circuit shown in Figure 4-34 can only be used to drive a MOSFET
whose source is connected to ground. If the source of the FET isn't grounded, we need a
high-side floating gate driver to drive the gate voltage high enough above the non-
grounded source to turn the FET on. A simple high side driver is shown in Figure 4-35.
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Assume PWM is low so MHS is off. Then the free-wheeling diode, D, is conducting and
the voltage at the node with the source of MHS, Vsrc, is about OV. Cbst charges up through
Dbst until the voltage across it is approximately Vcc (one diode drop less). For PWM
low, M1 is on so current flowing through R1 and R 2 results in a low voltage at the bases of
Q, and Q2, Vm. Thus Q, will be off and Q2 will be on, which confirms that VGS will be
below the threshold voltage and MHS will be off. When PWM switches to high, M1 shuts
off and stops current from flowing through R1 and R2. This brings Vm high so Q, turns
on and Q2 turns off. Charge is pulled from Cbst and the gate of the MOSFET begins to
charge through Q1. As MHS's VGS increases, the inductor current is transferred from D to
MHS- When the inductor current has fully transferred to MHS, D turns off and Vsrc
increases to approximately Vj. Because the voltage across Cbst remains unchanged, the
voltage at the collector of Q, is now approximately Vcc volts above the input voltage.
This occurrence is known as bootstrapping. The capacitor Cbst is used to create a
bootstrap voltage supply that is high enough above the voltage at the source to turn MHS
on, although our available external supply, Vcc, may not be high enough. Thus, no
matter how high Vi, (and the voltage at the source) is raised, Cbst allows the gate voltage
to be driven high enough for the high side FET to be on. The difference in voltage
between Vcc and the bootstrap supply shows up across the reverse biased Dbst.
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Figure 4-35. Circuit for driving the gate of the high-side MOSFET.
The high side drive circuit in Figure 4-35 has a few disadvantages. Assume
PWM is high so MHS is on. When PWM switches low, Vm rapidly goes low. The
voltage at the source of MHS decreases slowly, however, as the gate capacitance
discharges with some non-zero time constant. So there is a period of time each switching
cycle when the base of Q2 is at a much lower voltage than its collector. The repetitive
forward biasing of the base-collector junction damages the transistor and significantly
reduces its life expectancy. The structure consisting of an npn transistor on top of a pnp
transistor, as Q, and Q2 are in Figure 4-35, is called a push-pull output stage. Currently,
integrated designs much more commonly use a totem-pole output stage, that is two npn
(or pnp) transistors stacked one above the other. With the totem-pole configuration, the
two bases can no longer be tied together because they must be driven by complementary
signals. This requires some additional circuitry to invert the PWM signal.
A high-side gate drive circuit that doesn't have the same drawbacks as the one
presented in the previous paragraph is shown in Figure 4-36. This circuit uses a
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differential pair input stage. The PWM signal from the RS latch is compared against
some DC bias voltage, such as 2.5V. When PWM is high, all of the bias current, Icc,
flows through Q1. The voltage drop across R1 brings the base of Q3 low enough for Q3 to
conduct. The current flowing through R3 then brings the voltage at the gate of M1 high.
M1 turns on and charges the gate of the high-side FET, MHs, switching the FET on.
Because there is no current flowing through R2 , the voltage at the base of Q4 is high and
Q4 is off. This means no current flows through R4 so the voltage at the gate of M 2 is the
same as the voltage at its source and M 2 is off. We can see that when the drive signal
goes low, all of Icc flows through Q2 and going through the same analysis leads us to the
result that M1 is off, M 2 is on, and the gate of MHs discharges through M2 turning the
high-side FET off. Just as in the previous high-side drive circuit, this circuit uses a diode
and capacitor to create a bootstrap supply voltage that is capable of driving MHS'S gate
high enough above the voltage at its source. Schottky diodes connected to Q3 and Q4
prevent the voltage at the base of the transistor from dropping too far below the collector
voltage. Schottky diodes are also connected to Qi and Q2 so they aren't driven too far
into saturation. When transistors are driven into saturation, in addition to the damage
caused to the transistor, the time that it takes them to recover in order to switch states
introduces a delay that can significantly reduce the speed of a circuit. By using a
differential pair input stage, we get an output from both the collector of Q, and Q2 so we
have the two complementary signals required for driving the totem-pole. Note that
instead of using a BJT totem-pole output stage, we are using a FET totem-pole output
stage and have added transistors Q3 and Q4 to drive the totem-pole. This is to increase
the current-carrying capability of the output stage so that more current can be supplied to
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MHS to charge it quickly. The current to charge the FET is pulled from Cbat. We can use
the following analysis to determine how large Cbst needs to be in order to charge MHS
within some specified period of time.
LCbt
* '~~~1I
Source
Figure 4-36. Improved high-side gate drive circuit.
The amount of charge needed to turn on the FET depends on the gate capacitance
of the FET. The required gate charge, Qgate, is typically specified in the device's
datasheet. If the FET needs to be turned on in t.n seconds, the current that must flow
through M1 to charge the gate is
dq
qt
Qgate
ton
(4.30)
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The bootstrap supply capacitor should maintain a relatively constant voltage across its
terminals. There is some ripple in this voltage caused by the current the capacitor
supplies to the BJT's and for charging MHS's gate. Applying the constituitive relation for
a capacitor and also the relationship between capacitor voltage and charge, we obtain this
expression for the voltage ripple
I QgtAV= + ", (4.31)
C-f, C
where I is the sum of the bias current in the differential pair and the current flowing
through Q3 and Q4,fs is the switching frequency set by the clock, and Qgate is the charge
required to turn on MHS. Setting a maximum value for AV yields a minimum value for
the capacitor. The value for Cbst chosen when designing the gate drive circuit should be
at least twice as large as the minimum value calculated to account for charges and
currents that may not have been considered (such as charging the gates of M1 and M2)
and to ensure that there will be enough charge to turn MHS completely on.
The high-side drive circuit in Figure 4-36 can be modified to drive the low side
FET as well. The blocking diode, Dbst, is no longer necessary and all the components
connected to the source of the converter FET are also connected to ground. The circuit is
shown in Figure 4-37. The input from the RS latch to the low side drive circuit needs to
be an inverted version of the input to the high side drive circuit. This can be
accomplished with an inverter or alternatively, the RS latch signal can be applied to Q2
and the 2.5V bias can be applied to Q1. Switching the inputs in that way would result in
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the high-side FET and low-side FET being controlled by complementary switching
signals. As in the high side circuit, the capacitor C provides current to charge MLS'S gate.
(4.31) can be applied here also to determine the minimum value for C.
_r 15v
R1 R2
03
D 1 Da
EqE>_ R5 
PR6
PWM 2.5V02at 02
cc
04
M4
R3 R4
LC High Side
ML
Figure 4-37. Low-side gate drive circuit analogous to the high-side circuit of Figure 4-36.
Shoot-Through Protection
The gate drive circuitry should control the switches in a manner that ensures that
each FET is turned off before the other is turned on. While the signals to the FET gates
are inverted versions of each other, the time it takes the switch to turn completely on or
off is non-negligible and during the switching instances, there is a period of time when
both FETs will be on simultaneously, shorting the input voltage to ground. This
occurrence is termed shoot-through.
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In order to prevent shoot-through, we would like to implement some circuitry to
determine that the high side (or low side) FET has completely turned off before turning
on the low side (or high side) FET. This can be accomplished with a circuit that indicates
whether or not the gate to source voltage (VGS) of the FET is above some level. The
output of this VGS sensing circuit would then serve as input, along with the drive signal
from the RS latch, to some logic circuitry that will determine when it is safe and
appropriate to turn on the FET. We will use a NAND gate to determine when the FET
should be turned on, based on outputs from the RS latch, the shoot-through protection
circuitry, and any other relevant signals. This logic is "active low" because the NAND
gate requires that all inputs be low for it to produce a high output, signaling that the FET
is to be turned on.
Consider the high side VGS sensing circuit in Figure 4-38. The base-emitter
junction of Q, is used to sense VGS of the high side FET. Because $ is large, base current
can be neglected. This implies that there is no voltage drop across R3 and so VBE is equal
to VGs. When the FET is on, VGs is greater than 0.6V so Q, is on and conducts current.
This current results in the voltage at the base of Q2 being about 1.2V (2 diode drops
above ground). So Q2 is on, which means the voltage at the base of Q3 is low. This
means that Q3 is off and the output at its collector is high. Thus, when the FET is not
completely off (as indicated by VGs being above a certain threshold), the signal going to
the NAND gate will be high, preventing the low side FET from being turned on. When
VGS drops below about 0.6V, Q, turns off. This causes the voltage at the base of Q2 to
low, turning Q2 off. The voltage at the base of Q3 goes high turning Q3 on and causing
the output at Q3's collector to go low. Thus when VGS is low, indicating that the FET has
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completely turned off, a low signal is sent to the NAND gate indicating that it is safe to
turn on the low side FET. Because our enable signal is actually of the opposite sign,
meaning low to enable and high to disable, the signal is called enable' as indicated in
Figure 4-38. The diodes D1 and D2 clamp the voltage at the base of Q2 at about 1.2V.
The resistor, R1, provides a discharge path for parasitic capacitances. The resistor, R2,
prevents too much current from being pulled away from the gate of the FET. The diode,
D3, clamps the voltage drop from the collector to the base of Q, so that the transistor
doesn't go into severe saturation, causing a delay in the circuit's operation.
From
FET Gate
From R 01FET Source R4 R5
Low Side
D3 R2 Enable'
02 03
R1
Dl
D2
Figure 4-38. This low-side enable' circuit senses VGS of the high-side FET to determine when it is
safe to turn on the low-side switch.
To sense VGs of the low side FET, we can use a circuit similar to the one
presented in the previous paragraph for the high side. See Figure 4-39. This circuit is
more straightforward than the previous one because the source of the FET is grounded.
When the VGS of the low side FET is above 0.6V, Qi is on, Q2 is off, and the output
signal is high so the high side FET will not be turned on. When VGS of the low side FET
drops below 0.6V, Qi turns off, Q2 turns on, and the output signal goes low signaling that
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it is ok to turn on the high side FET. For an example on how to choose component
values, see the calculations below.
R2 R3
High Side
Enable'
From R Q
FET Gate
Figure 4-39. This high-side enable' circuit senses VGS of the low-side FET to determine when it is
safe to turn on the high-side switch.
Design Calculations
The resistors connected to the bases of the Q, transistors in both VGS sensing
circuits prevent a voltage source from being applied directly across the base-emitter
junction of the transistors. These resistors should be small, on the order of about 100Q.
The load resistors on the CE stages should be about 10kQ so they don't dissipate too
much power. In the high-side circuit, R2 of Figure 4-38 needs to be large to prevent too
much current from being drawn away from the FET's gate. When Qi is on, the current
flowing through R1 is
IR1 _ VR1
Ri
= 1.2V (4.32)
Ri
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The current flowing into the base of Q2 is
I C2
B2 0
Assuming R4=10kQ,
B25V +10k92IB2
200
2.5pA.
The remainder of the current flowing through Q, and R2 flows through diodes D, and D2.
The total current though R2 varies with voltage at the gate of the FET according to the
following expression.
Vgate -VDS,sat -1.2V
I R 2 = 2
Vote -200mV -1.2V (433)
R 2
Depending on the voltage at the gate, which is determined by the input voltage to the
converter, we can use (4.32) and (4.33) to choose values for R1 and R2 such that the
current through R2 is acceptably small, but enough to supply Q2's base current and
provide a 1.2V drop across R2. Reasonable values are:
RI =51kQ
R 2 =100kQ
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4.10 Protection Circuits
Shutdown Capability
Control IC's typically have a shutdown capability which allows the user to disable
the chip by applying some signal (high or low, depending on the design) to a designated
shutdown pin. We would like to include a similar capability in our circuit. One option is
to modify the AND gate at the output of the RS latch to be a 3-input AND gate with one
input serving as the shutdown pin. The idea is illustrated in Figure 4-40. This can be
accomplished rather easily by placing an additional n-type MOSFET, M3, in series with
the two n-type MOSFETs, M1 and M2, in the NAND gate and an additional p-type
MOSFET, M6, in parallel with M4 and M5 . A schematic for the modified AND gate is
shown in Figure 4-40. This circuit effectively creates an inverse shutdown pin. By tying
this pin to +5V, the control circuit is enabled and functions normally. If the voltage at
this pin is lowered to OV, the PWM output is lowered to OV limiting the duty ratio and
converter output to 0 until the pin voltage is brought high again.
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Shutdow M3
Figure 4-40. Adding an additional input to the AND gate of the RS latch provides shutdown
capability for the control circuit.
Under-Voltage Lockout
We would like to incorporate an under-voltage lockout feature into our controller
to shutdown the control circuitry when the input voltage to the converter goes below a
certain level. This can be accomplished with a comparator whose inputs are a scaled
version of the input voltage and our low voltage threshold. Using hysteresis to create 2
different levels for the low voltage threshold, as described in Section 4.3, we minimize
the likelihood of noisy signals causing the comparator output to oscillate. The output of
the comparator is an UVLO pulse that can be combined with the shutdown function
presented in the previous sub-section to form a shutdown signal to send to the AND gate
of the RS latch. A schematic is shown in Figure 4-41. When the input voltage is above
the threshold voltage set at the comparator's positive input terminal, the comparator
output is low. So the inverted output connected to the AND gate is high. The output of
this AND gate is the inverted shutdown signal that is sent to the RS latch. So when the
converter's input voltage is high enough, the RS latch is enabled. The voltage at the
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positive input terminal of the comparator is the low threshold voltage. When the
converter's input voltage goes below the threshold, the comparator output switches to
high. This causes the voltage at the comparator's positive input terminal to increase to
the high threshold voltage. The input to the AND gate is now low, so a low signal is sent
to the AND gate of the RS latch effectively shutting off the converter.
R2 V
V in VmCamp.
Shutdown' sLgnal
R4 to Latch's AND
R4sutdawn : p gate
R4
Figure 4-41. Under-voltage lockout circuit for the converter's input voltage.
Assume we use 15V for Vcc in Figure 4-41. Modifying expressions (4.20) and
(4.21) from Section 4.3 results in the following equations for the high and low threshold
voltages.
When the comparator output is high:
VP =15V RR 1 R2  +5V R2 11 R3  VThigh (4.36)
R + R, c| R2 oRp + R2 11 R3i
When the comparator output is low:
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V, =15V R2 11 1  = VTlow - (4.37)
SR3 + R 2 || R,
Let's set the minimum input voltage at 7V. Since the maximum input voltage of 20V is
well beyond the common mode range of our comparator, we will use a voltage divider to
cut the input voltage in half. This means the low voltage threshold should be set at half
of 7V, or 3.5V. To establish a significant hysteresis margin, we will require that the input
voltage be raised above 10V to enable the RS latch after it has been shut down due to low
input voltage. This means the high voltage threshold should be set at half of 1OV, or 5V.
We can plug these thresholds into (4.36) and (4.37), choose a value for one of the
resistors, and solve for the other 2. If we set R1=1OkQ, the following calculations result:
V =5V =15V R 11 R 2  +5V R2 11R 3T,high VRV+L R| R2) R, +R 2 |1 R3
Dividing both sides by 5 and substituting for R1 yields,
1-3. 10k| 11R2  )i( R 2 ||R 3
(R3 +10k 11 R2  10kQ + R 2 11 R 3
Explicitly writing out the expressions for the parallel resistor combinations gives us
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R 2 *1OkQ
1= 3 lOkQ +R 2
R3 + R2 - 1OkQ
1OkQ +R 2
R2 *R3
+ R3 + R2+
1OkQ+ 2 R3
R3+ R2
which can be simplified to
30kW -R2 + R 2 R3
R2(R3 +10kQ)+ R 3 -10kn
For the low threshold,
VT lOW =3.5V =15V R2 11 R 1
R3 + R211 R,
Dividing both sides by 15 and substituting for R1 yields
Explicitly writing out the expressions for the parallel resistor combinations gives us
R 2 *1OkK2
3.5 R2 +1OkQ
15 R2 -1OkQ
R2 +1OkQ
which can be simplified to
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1= (4.38)
3.5 _( R2 |10kQ
15 R3 + R2 ||10kQ
3.5 R 2 *1OkQ
15 R3(R2 +1Ok)+ R2 .1Oki (4.39)
Combining (4.38) and (4.39) and solving yields R2 ~ 6429Q, R3 ~12857Q .
Using R1=lOkQ, R2=6.2k. , and R3=13kQ results in VT,1 0 =3.41Vand
VT,high= 4 .89 V. Multiplying these thresholds by 2 gives the minimum Vin value before
lockout of 6.82V and 9.78V as the minimum input voltage to restore the converter
disabled due to low input voltage.
The output stage of the comparator should be an inverter tied to the 5V supply.
The on resistance of the output transistor is low compared to the resistor values chosen
above, so it shouldn't significantly alter out calculated thresholds. A transistor-level
schematic is shown in Figure 4-42.
R2
R1
I =2mA
R4 R4
01 02
In+t 
I- M2
511a 510 M 1
AND gate
Figure 4-42. Transistor-level schematic of under-voltage lockout circiut.
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Over-voltage Protection
We need to include some circuitry to protect the controller from damage due to
excessive input or supply voltages. Due to common-mode and power dissipation
limitations, the control circuit can not handle input voltages greater than 22V. Placing a
22V zener diode across the input terminals to the converter will clamp the input at 22V.
Figure 4-43 contains an over-voltage protection circuit with a 22V zener diode, D1.
When Vin becomes too large, D1 begins to conduct and the voltage at the base of Q6
increases. This causes Q6 to turn on and the voltage at its collector, Vout, goes low. If we
AND this signal, along with the under-voltage signal and that from the user-applied
shutdown' signal, the result is a signal that is sent to the RS latch and will shut the
converter off if either of three conditions exists: Vin is too high, Vin is too low, or the user
has pressed the "shutdown button". See the illustration in Figure 4-44. A similar
configuration with a zener diode can be used to ensure that the supply voltage for the
control circuitry doesn't exceed an acceptable level.
Vi-2
Q6 NVout
13
C'
FT
Figure 4-43. Over-voltage protection circuit for the converter's input voltage.
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"shutdown' button" Shutdown' signaL
Ouer uoLtage to AND gate
Under uoLtage otf RS Latch
Figure 4-44. Functional diagram of shutdown circuit block.
Control Circuit Supply Voltage
We also need over-voltage protection and under-voltage lockout circuitry for the
15V supply being input to the control circuit. In this case, we can no longer use
comparators or logic, because they all require the supply voltage to be correct. Instead,
we can use the concept demonstrated in Figure 4-43 for both the over and under-voltage
protection. Our circuit is shown in Figure 4-45. When the supply voltage exceeds the
threshold set by D4, as described already, M2 will be off and so no current will be
supplied to the control circuitry. Similarly, D3 sets the low threshold. When the supply
voltage drops below that threshold, D3 will stop conducting, causing Q26 (and M 2) to
shutoff.
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Figure 4-45. Under-voltage and over-voltage protection for control circuit's supply voltage.
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5 Results
This project has established the foundation for a new course in power electronic
control circuitry. Students will be exposed to a wide range of topics including power
electronics, analog circuit design, and the integrated circuit design process. The
following list outlines the major areas of emphasis.
* Design Process
" Hand Calculations
* Run Simulations
* Build, Analyze, and Debug
* Analog Circuit Building Blocks
* Current Sources & mirrors
* Differential Pair
* Common emitter amplifier and emitter follower buffer
" Input, gain, and output stages
* Power Electronics and Control
* Converter Topology
* Voltage Control
" Current Control
* Transfer function of converter and closed loop system (stability)
We've designed a series of circuits which together perform the function of a current-
mode PWM control chip. The prototype controller and converter built produce a 5.04V
output and operate over 7V to 20V input range. The output power of the converter is
2.54 Watts and the input power is about 3.03 Watts. That translates to an efficiency of
83.8%. The average inductor current is about 500mA and the current ripple is about
112mA. The output voltage ripple is about 180mV. Figure 5-1 shows waveforms of the
inductor current, the output voltage, and the clock pulse.
147
Ch 9.00 V M 20jisO AJ Ch2 X 900mV
Ch3 1.00 V Ch4I 200rnA '
Figure 5-1. Waveforms of inductor current (top), converter output voltage (center), and clock pulse
(bottom).
The control circuit has been designed as a modular kit with each functional block
on its own removable board. This allows the students to design, build, and test each
board individually and also makes it easy for blocks to be replaced. Figure 5-2 shows an
example of one of the small circuit blocks.
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Figure 5-2. Typical 3" x 2" module that plugs in to the large board.
The blocks plug in to the main kit via SIP connectors as illustrated in Figure 5-3.
The blocks can be removed and plugged into a breadboard for testing. They also contain
switches that isolate the circuit from the SIP connector, allowing the block to be isolated
for testing without being physically removed from the main board.
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Figure 5-3. Side view of laboratory kit. Individual modules plug in to main board via SIP connector
with 0.1" spacing for breadboard compatibility.
A picture of the first prototype is contained in Figure 5-4. The controller consists
of about 150 transistors, including CMOS devices. Figure 5-5 shows a breadboard
version of the control circuit driving a buck converter built on a totem board.
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Figure 5-4. First prototype of "control chip" laboratory kit.
There is room for a number of modifications and additions to the designed
laboratory kit. In future, we should consider adapting the controller for other converter
topologies and developing a way for students to easily implement their own circuit
designs on the kit. Additional controller features that might be interesting for students to
learn about and design include soft-start and feed-forward compensation. Adapting the
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kit to allow for either voltage-mode or current mode control could also be of interest
down the road.
Figure 5-5. Control circuit driving buck converter built on a totem board.
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7 Appendix
7.1 CMOS Combinational Logic Gates
Inverter
INPUT OUTPUT
A A
0 1
A N Y=A
NA ND GThte
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INPUT OUTPUT'
..................... - ..........  ... .....    
A B
....  ... ...... 
0 0
.......... . .   . .... ......... ............
0
1 0
0
+5V +5v
--oY =A* Bjw-
NOR Gate
I NPUT OUTPUT
F A B F z = AX-+-B
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I
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0 1 01 1-0 0F 
o
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+5V
A =YA+B
B
AND Gate
A-A
INPUT OUTPUT
A B X=AB
00
1 0 0
Circuit can be implemented by following NAND gate with an inverter.
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INPUT OUTPUT
A B X=A+B
o o0 0
0 1 1
1 0 1
Cc ;i 1
Circuit can be implemented by following NAND gate with an inverter.
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7.2 EAGLE Schematics
Bandgap Reference and Voltage Regulators
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Buck Converter Board
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